zhehaoxu / ai-talkView external linksLinks
关于深度学习算法、框架、编译器、加速器的一些理解
☆16Jul 2, 2022Updated 3 years ago
Alternatives and similar repositories for ai-talk
Users that are interested in ai-talk are comparing it to the libraries listed below
Sorting:
- ☆13Aug 21, 2019Updated 6 years ago
- eyeriss-chisel3☆40May 2, 2022Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆180Dec 14, 2019Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- ☆14Aug 31, 2025Updated 5 months ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- A scalable Eyeriss model in SystemC.☆33Jan 1, 2023Updated 3 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 5 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 4 years ago
- ☆124Jul 22, 2020Updated 5 years ago
- MTCNN light + SORT tracking☆44Feb 24, 2020Updated 5 years ago
- ☆22Oct 15, 2018Updated 7 years ago
- CMSIS DSP Library for PULPino microcontroller☆23Aug 16, 2018Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆197Dec 15, 2017Updated 8 years ago
- A Toy-Purpose TPU Simulator☆21Jun 7, 2024Updated last year
- VAD(voice activity detection) implement and using for baidu voice recognition☆62Nov 10, 2015Updated 10 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 4 years ago
- ☆66May 14, 2022Updated 3 years ago
- 小飞机翻墙教程☆24Nov 14, 2019Updated 6 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆39Nov 6, 2022Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆243Apr 10, 2023Updated 2 years ago
- Voice Activity Detection☆29Nov 13, 2017Updated 8 years ago
- Detect calls of attention in the surroundings☆52Jun 10, 2013Updated 12 years ago
- MATLAB Project to Classify Different Sleep Stages of the EEG Signals using Machine Learning (Random Forest and Support Vector Machine)☆13Jan 18, 2025Updated last year
- Processing the audio signal from a Handheld Doppler Ultrasound scan device to study the volumetric flow of blood by reading the spectral …☆11May 28, 2019Updated 6 years ago
- To record some code and note about speech enhancement algorithm☆31Feb 7, 2017Updated 9 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- This is now the official location of the Kaldi project.☆10Aug 22, 2019Updated 6 years ago
- octave multi-channel signal processing☆10May 11, 2014Updated 11 years ago
- Eyeriss chip simulator☆39Mar 6, 2020Updated 5 years ago
- In this programming assignment you will implement a streaming video server and client that communicate control commands via the Real-Time…☆11Dec 29, 2012Updated 13 years ago
- Solving physionet2017 with RCRNN☆10Jun 11, 2019Updated 6 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 3 months ago
- a simple pingpong buffer test☆12Feb 11, 2015Updated 11 years ago
- FlappyBird愤怒的小鸟 c++游戏实现 学习代码☆10Nov 16, 2018Updated 7 years ago