zhehaoxu / ai-talkLinks
关于深度学习算法、框架、编译器、加速器的一些理解
☆15Updated 2 years ago
Alternatives and similar repositories for ai-talk
Users that are interested in ai-talk are comparing it to the libraries listed below
Sorting:
- A scalable Eyeriss model in SystemC.☆28Updated 2 years ago
- ☆44Updated 5 years ago
- ☆33Updated 6 years ago
- A small Neural Network Processor for Edge devices.☆11Updated 2 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆19Updated 10 months ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆15Updated 5 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated last year
- ☆12Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆14Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆29Updated last year
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆34Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- ☆21Updated 6 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆23Updated 2 months ago
- ☆15Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆35Updated 3 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆17Updated 6 years ago
- ☆35Updated 4 years ago