intel / fpga-npu
☆129Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for fpga-npu
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆109Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆59Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆93Updated this week
- CORE-V Family of RISC-V Cores☆208Updated 9 months ago
- Small-scale Tensor Processing Unit built on an FPGA☆123Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆177Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- Ariane is a 6-stage RISC-V CPU☆124Updated 4 years ago
- RISC-V Verification Interface☆76Updated 2 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆109Updated 3 weeks ago
- Arduino compatible Risc-V Based SOC☆139Updated 4 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆169Updated 10 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆148Updated this week
- ☆143Updated 3 weeks ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆75Updated this week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆146Updated last week
- A Fast, Low-Overhead On-chip Network☆140Updated this week
- Opensource DDR3 Controller☆217Updated this week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆199Updated 4 years ago
- Vector processor for RISC-V vector ISA☆110Updated 4 years ago
- ☆122Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆129Updated 2 weeks ago
- IEEE 754 floating point unit in Verilog☆128Updated 8 years ago
- IC implementation of Systolic Array for TPU☆155Updated last month
- RISC-V Integration for PYNQ☆165Updated 5 years ago
- PYNQ support and examples for Kria SOMs☆93Updated 3 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆343Updated 2 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆150Updated 2 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆68Updated 11 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year