intel / fpga-npu

Related projects: ⓘ

• embedeep / FREE-TPU-V3plus-for-FPGA
  FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference
  ☆103Updated last year
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆164Updated 8 months ago
• AngeloJacobo / RISC-V
  Design implementation of the RV32I Core in Verilog HDL with Zicsr extension
  ☆59Updated 9 months ago
• pulp-platform / hero
  Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…
  ☆93Updated last year
• Xilinx / Kria-PYNQ
  PYNQ support and examples for Kria SOMs
  ☆89Updated last month
• pulp-platform / iDMA
  A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
  ☆84Updated 3 weeks ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆199Updated 7 months ago
• Fraunhofer-IMS / airisc_core_complex
  Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.
  ☆81Updated 10 months ago
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆93Updated 2 months ago
• antmicro / fastvdma
  Antmicro's fast, vendor-neutral DMA IP in Chisel
  ☆105Updated 2 months ago
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆112Updated 4 years ago
• taneroksuz / fpu
  IEEE 754 floating point library in system-verilog and vhdl
  ☆53Updated 3 months ago
• esl-epfl / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆140Updated this week
• klyone / opencores-ip
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆39Updated 8 years ago
• KastnerRG / cgra4ml
  An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
  ☆58Updated last month
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆174Updated 2 weeks ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆126Updated 2 weeks ago
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆67Updated 3 weeks ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆70Updated 2 weeks ago
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆93Updated 3 months ago
• hossein1387 / BARVINN
  BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/
  ☆75Updated last month
• vortexgpgpu / vortex_tutorials
  ☆128Updated 10 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆57Updated 5 months ago
• XUANTIE-RV / opene902
  OpenXuantie - OpenE902 Core
  ☆129Updated 2 months ago
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆95Updated 2 years ago
• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆132Updated 2 months ago
• aignacio / ravenoc
  RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
  ☆136Updated last year
• Xilinx / Vivado-Design-Tutorials
  ☆140Updated last week
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆102Updated 5 years ago
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆75Updated last week