intel / fpga-npuLinks
☆214Updated last year
Alternatives and similar repositories for fpga-npu
Users that are interested in fpga-npu are comparing it to the libraries listed below
Sorting:
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆159Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 7 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated 2 weeks ago
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆384Updated 2 months ago
- RISC-V Integration for PYNQ☆176Updated 6 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆115Updated 7 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆153Updated 7 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- ☆183Updated last week
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 3 months ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- IEEE 754 floating point unit in Verilog☆145Updated 9 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆60Updated 4 years ago
- Learn systemC with examples☆121Updated 2 years ago
- RISC-V Zve32x Vector Coprocessor☆189Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆287Updated this week
- Small-scale Tensor Processing Unit built on an FPGA☆203Updated 6 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated last week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆216Updated this week
- ☆118Updated last week
- An energy-efficient RISC-V floating-point compute cluster.☆111Updated this week
- CORE-V Family of RISC-V Cores☆300Updated 7 months ago
- AMD University Program HLS tutorial☆112Updated 11 months ago
- The multi-core cluster of a PULP system.☆108Updated this week
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆89Updated 2 weeks ago