intel / fpga-npuLinks
☆220Updated last year
Alternatives and similar repositories for fpga-npu
Users that are interested in fpga-npu are comparing it to the libraries listed below
Sorting:
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆159Updated 2 years ago
- ☆192Updated last week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆387Updated last week
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆154Updated 7 months ago
- RISC-V Integration for PYNQ☆176Updated 6 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- AMD University Program HLS tutorial☆116Updated last year
- IEEE 754 floating point unit in Verilog☆148Updated 9 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆206Updated 6 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated this week
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 4 months ago
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- ☆119Updated 2 weeks ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated last week
- GPGPU supporting RISCV-V, developed with verilog HDL☆118Updated 8 months ago
- Learn systemC with examples☆123Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- Research and Materials on Hardware implementation of Transformer Model☆285Updated 8 months ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated this week
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆92Updated 6 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated last week
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆511Updated 6 years ago