rgb000000 / eyeriss-chisel3Links
eyeriss-chisel3
☆40Updated 3 years ago
Alternatives and similar repositories for eyeriss-chisel3
Users that are interested in eyeriss-chisel3 are comparing it to the libraries listed below
Sorting:
- ☆34Updated 6 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆29Updated 3 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- ☆17Updated last month
- ☆65Updated 6 years ago
- ☆50Updated 6 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated this week
- ☆66Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆29Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- ☆27Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆77Updated 4 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 8 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- An integrated CGRA design framework☆89Updated 3 months ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆33Updated 4 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆102Updated 4 months ago