rgb000000 / eyeriss-chisel3Links
eyeriss-chisel3
☆41Updated 3 years ago
Alternatives and similar repositories for eyeriss-chisel3
Users that are interested in eyeriss-chisel3 are comparing it to the libraries listed below
Sorting:
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- ☆32Updated 2 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- ☆17Updated 3 months ago
- ☆52Updated 6 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Updated 4 years ago
- ☆34Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- An integrated CGRA design framework☆90Updated 5 months ago
- ☆65Updated 6 years ago
- ☆66Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆49Updated 3 years ago
- ☆113Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- IC implementation of TPU☆128Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆56Updated 10 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆58Updated this week
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago