rgb000000 / eyeriss-chisel3Links
eyeriss-chisel3
☆40Updated 3 years ago
Alternatives and similar repositories for eyeriss-chisel3
Users that are interested in eyeriss-chisel3 are comparing it to the libraries listed below
Sorting:
- ☆33Updated 6 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆28Updated last week
- ☆16Updated 3 weeks ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆33Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆43Updated 8 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- ☆66Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- ☆49Updated 6 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- An integrated CGRA design framework☆88Updated 2 months ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- ☆27Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆21Updated 6 years ago
- ☆65Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆159Updated 5 years ago