dcblack / sc-platform
Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0
☆24Updated 2 years ago
Alternatives and similar repositories for sc-platform:
Users that are interested in sc-platform are comparing it to the libraries listed below
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆16Updated 11 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆31Updated 3 weeks ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆103Updated last week
- Archives of SystemC from The Ground Up Book Exercises☆30Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆56Updated last month
- Example code for Modern SystemC using Modern C++☆61Updated 2 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- SystemC training aimed at TLM.☆27Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- Network on Chip for MPSoC☆26Updated last week
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Useful UVM extensions☆21Updated 8 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆33Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆31Updated 3 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆11Updated last year
- Generic AXI interconnect fabric☆13Updated 10 years ago
- My local copy of UVM-SystemC☆12Updated 10 months ago
- A repository for SystemC Learning examples☆67Updated 2 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆43Updated last month
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- ☆26Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 5 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆81Updated 5 months ago
- gdb python scripts for SystemC design introspection and tracing☆32Updated 6 years ago
- PCI Express controller model☆51Updated 2 years ago