Matrix Multiplication in Hardware
☆16Jun 3, 2020Updated 6 years ago
Alternatives and similar repositories for Matmul
Users that are interested in Matmul are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12May 29, 2020Updated 6 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 6 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- A scalable Eyeriss model in SystemC.☆35Jan 1, 2023Updated 3 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Dec 19, 2017Updated 8 years ago
- 10G Ethernet MAC implementation☆23Jul 13, 2020Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆25Jun 28, 2019Updated 7 years ago
- Implementation of CORDIC Algorithms Using Verilog☆26Apr 26, 2021Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- 正点原子开拓者&新起点FPGA开发板例程☆15Nov 29, 2019Updated 6 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- OV7670 (Verilog HDL)Drive for FPGA☆19Mar 4, 2019Updated 7 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆30Jan 6, 2026Updated 5 months ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- An app for the Flipper Zero that lets you control Spotify playback using the Flipper Zero and WiFi Devboard☆10May 10, 2024Updated 2 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 14 years ago
- Voice Activity Detector based on MFCC features and DNN model☆30Jul 3, 2023Updated 3 years ago
- A reimplementation of a tiny stack CPU☆89Dec 8, 2023Updated 2 years ago
- The MATLAB code of the local mean decomposition using empirical optimal envelope☆13Jan 6, 2022Updated 4 years ago
- Recreating the HG/SS Pokewalker using legit ROM dumps for FlipperZero☆11Nov 29, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆16Aug 21, 2019Updated 6 years ago
- WiFiCom for electronic toy interfacing☆12Mar 31, 2026Updated 3 months ago
- a 3 voice polyphonic synth on the attiny85☆10Dec 27, 2018Updated 7 years ago
- Robotic Application Processor☆26Jan 2, 2022Updated 4 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆32Mar 31, 2015Updated 11 years ago
- 😾CET6Cat英语六级辅导网(服务端)，Django REST framework。☆10Aug 13, 2019Updated 6 years ago
- ☆37Mar 20, 2025Updated last year
- Show FlipperZero screen on computer☆11May 20, 2023Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ATtiny13/25/45/85 16-bit PRNG (Pseudo Random Number Generator) library based on Galois LFSR algorithm.☆10Dec 12, 2017Updated 8 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Jun 26, 2026Updated last week
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆36Feb 26, 2026Updated 4 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Jun 19, 2026Updated 2 weeks ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆131Mar 6, 2026Updated 3 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago