Matrix Multiplication in Hardware
☆16Jun 3, 2020Updated 5 years ago
Alternatives and similar repositories for Matmul
Users that are interested in Matmul are comparing it to the libraries listed below
Sorting:
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- ☆12May 29, 2020Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- 正点原子开拓者&新起点FPGA开发板例程☆15Nov 29, 2019Updated 6 years ago
- A scalable Eyeriss model in SystemC.☆33Jan 1, 2023Updated 3 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Dec 19, 2017Updated 8 years ago
- An out-of-order processor that supports multiple instruction sets.☆21Aug 23, 2022Updated 3 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- Voice Activity Detector based on MFCC features and DNN model☆29Jul 3, 2023Updated 2 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆18Mar 4, 2019Updated 7 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 13 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- Implementation of CORDIC Algorithms Using Verilog☆24Apr 26, 2021Updated 4 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated last month
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- 10G Ethernet MAC implementation☆23Jul 13, 2020Updated 5 years ago
- ☆12May 21, 2024Updated last year
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Feb 24, 2026Updated last week
- ☆25Jun 21, 2024Updated last year
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Jan 13, 2021Updated 5 years ago
- High-performance eBPF implementation in hardware.☆27Apr 5, 2022Updated 3 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆24May 13, 2023Updated 2 years ago
- A simple DDR3 memory controller☆61Jan 9, 2023Updated 3 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated last month
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆31Jun 1, 2022Updated 3 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Jun 28, 2019Updated 6 years ago
- FFT generator using Chisel☆63Sep 26, 2021Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆62Dec 3, 2021Updated 4 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆36Feb 26, 2026Updated last week
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- A 10bit SAR ADC in Sky130☆33Dec 4, 2022Updated 3 years ago