Matrix Multiplication in Hardware
☆16Jun 3, 2020Updated 6 years ago
Alternatives and similar repositories for Matmul
Users that are interested in Matmul are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 6 years ago
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An out-of-order processor that supports multiple instruction sets.☆23Aug 23, 2022Updated 3 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- A scalable Eyeriss model in SystemC.☆35Jan 1, 2023Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- High-performance eBPF implementation in hardware.☆27Apr 5, 2022Updated 4 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Dec 19, 2017Updated 8 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆30Jan 6, 2026Updated 6 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- 正点原子开拓者&新起点FPGA开发板例程☆15Nov 29, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆15Sep 27, 2022Updated 3 years ago
- Implementation of CORDIC Algorithms Using Verilog☆25Apr 26, 2021Updated 5 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆19Mar 4, 2019Updated 7 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆63Dec 3, 2021Updated 4 years ago
- The MATLAB code of the local mean decomposition using empirical optimal envelope☆13Jan 6, 2022Updated 4 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- Robotic Application Processor☆26Jan 2, 2022Updated 4 years ago
- rv6 is a kernel & operating system written entirely in rust.☆11Nov 7, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- OS-free port of LwIP stack to ARM board with lan91c111 ethernet controller☆15Feb 12, 2021Updated 5 years ago
- BECE_Notes 📚 A comprehensive collection of organized study materials for Bachelor in Computer Engineering at Pokhara University. Contain…☆21Jun 21, 2026Updated last month
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- ☆37Mar 20, 2025Updated last year
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆24Jan 13, 2021Updated 5 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆32Mar 31, 2015Updated 11 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆73Jul 17, 2026Updated last week
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆132Mar 6, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated 2 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- my first ever browser game☆10Jun 21, 2025Updated last year
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- Verification IP for APB protocol☆80Dec 18, 2020Updated 5 years ago