lycfly / EasyNPULinks
A small Neural Network Processor for Edge devices.
☆11Updated 2 years ago
Alternatives and similar repositories for EasyNPU
Users that are interested in EasyNPU are comparing it to the libraries listed below
Sorting:
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆19Updated 10 months ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last month
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆29Updated 4 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- ☆14Updated 2 years ago
- Template for project1 TPU☆19Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- A scalable Eyeriss model in SystemC.☆28Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆47Updated 2 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆18Updated last month
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- ☆13Updated 11 months ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆23Updated 2 months ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆16Updated 3 months ago
- ☆27Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆14Updated 2 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆15Updated 2 years ago