lycfly / EasyNPULinks
A small Neural Network Processor for Edge devices.
☆13Updated 2 years ago
Alternatives and similar repositories for EasyNPU
Users that are interested in EasyNPU are comparing it to the libraries listed below
Sorting:
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Updated 2 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆23Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- ☆53Updated 6 months ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆39Updated last year
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- A scalable Eyeriss model in SystemC.☆31Updated 2 years ago
- ☆29Updated 5 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆17Updated 6 months ago
- eyeriss-chisel3☆41Updated 3 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Template for project1 TPU☆19Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆27Updated last month
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆17Updated this week
- ☆35Updated this week
- ☆19Updated last year
- ☆27Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 7 months ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 7 months ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆15Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- ☆56Updated 6 years ago
- A systolic array matrix multiplier☆26Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago