A small Neural Network Processor for Edge devices.
☆20Nov 22, 2022Updated 3 years ago
Alternatives and similar repositories for EasyNPU
Users that are interested in EasyNPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source Neural Processing Unit (NPU) from China ❤☆55Jan 29, 2025Updated last year
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆181Mar 5, 2025Updated last year
- npu☆13Sep 5, 2018Updated 8 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- ☆28Jun 21, 2024Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。☆338Aug 16, 2018Updated 8 years ago
- ☆21Jan 13, 2026Updated 9 months ago
- Personal Project, Implementation of tinyNPU☆13Oct 14, 2024Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- ☆13Jan 24, 2026Updated 9 months ago
- ☆11Jun 28, 2020Updated 6 years ago
- RISC-V AI Accelerator SoC with innovative BitNet multiplier-free architecture. Features PicoRV32 CPU, dual AI accelerators (6.4 GOPS), an…☆13Jan 20, 2026Updated 9 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Hardware Acceleration of Banded Smith-Waterman Algorithm on an FPGA using Systolic array based architecture.☆12Nov 26, 2022Updated 3 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated 2 months ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆16Nov 23, 2018Updated 7 years ago
- SystemVerilog implemention of the TAGE branch predictor☆15May 26, 2021Updated 5 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 12 years ago
- 10-stage out-of-order RV64IMAFDC CPU☆11Updated this week
- ☆28Sep 18, 2026Updated last month
- "aura" my super-scalar O3 cpu core☆27May 25, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆267Apr 8, 2024Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆57Oct 20, 2026Updated last week
- ☆18Mar 30, 2025Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆39Oct 15, 2026Updated 2 weeks ago
- HiPU200 open-source version is a DNN accelerator, using RISC-V instruction set and customized vector/matrix extension.☆10Jan 7, 2022Updated 4 years ago
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 3 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆16Dec 4, 2025Updated 10 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆15Aug 1, 2023Updated 3 years ago
- ☆11Feb 7, 2025Updated last year
- ☆15Apr 24, 2023Updated 3 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- ☆22Jul 1, 2024Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 4 years ago