maestro-project / gammaLinks
☆42Updated last year
Alternatives and similar repositories for gamma
Users that are interested in gamma are comparing it to the libraries listed below
Sorting:
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- ☆19Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- ☆35Updated 5 years ago
- ☆32Updated 4 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 4 years ago
- ☆72Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- ☆61Updated 9 months ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- ☆10Updated 2 years ago
- ☆13Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- ☆71Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆154Updated 7 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆48Updated 4 years ago
- ☆54Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45Updated last year