maestro-project / gamma-timeloopLinks
☆15Updated last year
Alternatives and similar repositories for gamma-timeloop
Users that are interested in gamma-timeloop are comparing it to the libraries listed below
Sorting:
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated 5 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆59Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆25Updated last year
- ☆72Updated 2 years ago
- ☆35Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago
- ☆36Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆63Updated last month
- ☆40Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- ☆18Updated 2 years ago
- ☆71Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 2 months ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- agile hardware-software co-design☆51Updated 3 years ago
- ☆31Updated 10 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ACM TODAES Best Paper Award, 2022☆28Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- ☆29Updated 5 months ago