brilacasck / micro-acc-systemc
simulating connection of micro processor and accelerator on a bus context with systemc language
☆13Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for micro-acc-systemc
- A simple C++ CMake project to jump-start development of SystemC models and systems☆21Updated last week
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆16Updated last year
- RISC V core implementation using Verilog.☆25Updated 3 years ago
- SystemC training aimed at TLM.☆26Updated 4 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆9Updated 2 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Updated 6 years ago
- systemc建模相关☆24Updated 10 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆13Updated 10 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆28Updated 3 years ago
- A repository for SystemC Learning examples☆63Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆17Updated last year
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆12Updated last month
- ☆19Updated this week
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆16Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆23Updated this week
- Connecting SystemC with SystemVerilog☆36Updated 12 years ago
- RISC-V Embedded Processor for Approximate Computing☆118Updated 2 weeks ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated 2 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆94Updated this week
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 4 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆29Updated 5 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- ☆47Updated 3 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆37Updated 7 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆83Updated 3 years ago
- PCI Express controller model☆46Updated 2 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 6 years ago
- Open source ISS and logic RISC-V 32 bit project☆40Updated this week