brilacasck / micro-acc-systemcLinks
simulating connection of micro processor and accelerator on a bus context with systemc language
☆14Updated 6 years ago
Alternatives and similar repositories for micro-acc-systemc
Users that are interested in micro-acc-systemc are comparing it to the libraries listed below
Sorting:
- ☆12Updated last year
- ☆11Updated last month
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆20Updated 7 months ago
- A basic documentation generator for Verilog, similar to Doxygen.☆12Updated 8 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Updated 7 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆42Updated 7 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Updated 5 years ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆12Updated last month
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆17Updated 3 years ago
- Implementation of an NPU that can be integrated into a RISC- V core through X-Interface.☆11Updated 10 months ago
- Extended and external tests for Verilator testing☆16Updated last week
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Updated 4 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆26Updated 7 months ago
- An open silicon CHERIoT Ibex microcontroller chip☆15Updated last month
- Open-Source HLS Examples for Microchip FPGAs☆45Updated last week
- SystemC training aimed at TLM.☆30Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆32Updated last month
- M-extension for RISC-V cores.☆31Updated 7 months ago
- Archives of SystemC from The Ground Up Book Exercises☆32Updated 2 years ago
- Single Port RAM, Dual Port RAM, FIFO☆25Updated 3 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆29Updated last year
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- RISC-V Embedded Processor for Approximate Computing☆126Updated last month
- A simple, scalable, source-synchronous, all-digital DDR link☆27Updated 3 weeks ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Updated last year
- A repository for SystemC Learning examples☆70Updated 2 years ago