lsils / benchmarksLinks
EPFL logic synthesis benchmarks
☆192Updated 2 weeks ago
Alternatives and similar repositories for benchmarks
Users that are interested in benchmarks are comparing it to the libraries listed below
Sorting:
- IDEA project source files☆106Updated 6 months ago
- A logic synthesis tool☆73Updated last month
- C++ logic network library☆232Updated 2 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆145Updated last month
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆128Updated 7 months ago
- Showcase examples for EPFL logic synthesis libraries☆194Updated last year
- Research paper based on or related to ABC.☆43Updated last week
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆168Updated 2 weeks ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 10 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- ☆22Updated 11 months ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- ☆165Updated 2 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆90Updated last year
- ☆28Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- UCSD Detailed Router☆87Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- Problems and Results of IWLS 2022 Programming Contest☆19Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- RePlAce global placement tool☆233Updated 4 years ago
- ☆23Updated 6 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated this week
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month