lsils / benchmarksLinks
EPFL logic synthesis benchmarks
☆214Updated 3 weeks ago
Alternatives and similar repositories for benchmarks
Users that are interested in benchmarks are comparing it to the libraries listed below
Sorting:
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- Research paper based on or related to ABC.☆55Updated 3 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 3 months ago
- A logic synthesis tool☆82Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆158Updated 6 months ago
- C++ logic network library☆257Updated 3 weeks ago
- IDEA project source files☆108Updated last week
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆135Updated 3 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- GPU-based logic synthesis tool☆92Updated 2 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- Showcase examples for EPFL logic synthesis libraries☆198Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆64Updated 5 months ago
- ☆23Updated last year
- RePlAce global placement tool☆239Updated 5 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆140Updated 4 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆80Updated last year
- ☆30Updated last year
- ☆39Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆183Updated 5 months ago
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 6 months ago
- Artificial Netlist Generator☆43Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆283Updated last month
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆72Updated last week
- ☆20Updated 3 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆96Updated 3 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago