lsils / benchmarks
EPFL logic synthesis benchmarks
☆166Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for benchmarks
- C++ logic network library☆212Updated last month
- IDEA project source files☆98Updated 2 weeks ago
- A logic synthesis tool☆68Updated 2 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆118Updated last month
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆36Updated last month
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- Showcase examples for EPFL logic synthesis libraries☆184Updated 7 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆147Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated this week
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆20Updated this week
- ☆21Updated 5 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆123Updated last year
- GPU-based logic synthesis tool☆69Updated 4 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 4 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆76Updated 3 weeks ago
- ☆36Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆103Updated last year
- Problems and Results of IWLS 2022 Programming Contest☆16Updated 2 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆18Updated last year
- Simple Python interface for ABC☆23Updated last year
- UCSD Detailed Router☆80Updated 3 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆77Updated last year
- ☆119Updated 3 years ago
- ☆99Updated 4 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆33Updated last week
- ☆29Updated last year