lsils / benchmarksLinks
EPFL logic synthesis benchmarks
☆203Updated 2 weeks ago
Alternatives and similar repositories for benchmarks
Users that are interested in benchmarks are comparing it to the libraries listed below
Sorting:
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆53Updated 6 months ago
- A logic synthesis tool☆77Updated 3 weeks ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆31Updated 3 weeks ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- C++ logic network library☆243Updated this week
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 2 weeks ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆151Updated 3 months ago
- Research paper based on or related to ABC.☆49Updated 3 weeks ago
- GPU-based logic synthesis tool☆86Updated last month
- IDEA project source files☆107Updated 8 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆22Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆174Updated 2 months ago
- ☆28Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 2 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated last year
- Showcase examples for EPFL logic synthesis libraries☆194Updated last year
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆56Updated 2 months ago
- ☆178Updated 4 months ago
- ☆39Updated 2 years ago
- RePlAce global placement tool☆236Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆93Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 3 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆133Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 11 months ago
- Artificial Netlist Generator☆39Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 7 months ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago