scale-lab / DRiLLSLinks
DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
☆114Updated 2 years ago
Alternatives and similar repositories for DRiLLS
Users that are interested in DRiLLS are comparing it to the libraries listed below
Sorting:
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- ☆31Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆135Updated 2 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆151Updated 4 months ago
- EPFL logic synthesis benchmarks☆208Updated last month
- ☆31Updated 3 years ago
- EDA physical synthesis optimization kit☆60Updated last year
- DATC RDF☆50Updated 5 years ago
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆42Updated 6 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆53Updated 3 months ago
- ☆57Updated 4 years ago
- ☆90Updated 2 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 3 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆51Updated 7 months ago
- VLSI EDA Global Router☆75Updated 7 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆43Updated 3 weeks ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆57Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- GPU-based logic synthesis tool☆90Updated 3 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆55Updated 7 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆278Updated 3 months ago
- Simple Python interface for ABC☆23Updated 2 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆60Updated last month
- RePlAce global placement tool☆237Updated 5 years ago