scale-lab / DRiLLSLinks
DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
☆113Updated 2 years ago
Alternatives and similar repositories for DRiLLS
Users that are interested in DRiLLS are comparing it to the libraries listed below
Sorting:
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆128Updated 7 months ago
- ☆80Updated 2 months ago
- ☆56Updated 4 years ago
- EPFL logic synthesis benchmarks☆192Updated 2 weeks ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆145Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- EDA physical synthesis optimization kit☆57Updated last year
- VLSI EDA Global Router☆73Updated 7 years ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- DATC RDF☆50Updated 4 years ago
- ☆29Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 9 months ago
- Awesome machine learning for logic synthesis☆26Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- A logic synthesis tool☆73Updated last month
- IDEA project source files☆106Updated 6 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆39Updated last month
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- ☆31Updated 3 years ago
- Simple Python interface for ABC☆23Updated 2 years ago
- ☆52Updated last week
- Problems and Results of IWLS 2023 Programming Contest☆17Updated last month
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆168Updated 2 weeks ago
- Artificial Netlist Generator☆39Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆22Updated 3 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆149Updated 11 months ago
- GPU-based logic synthesis tool☆81Updated 10 months ago