scale-lab / DRiLLS
DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
☆113Updated last year
Alternatives and similar repositories for DRiLLS
Users that are interested in DRiLLS are comparing it to the libraries listed below
Sorting:
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆125Updated 7 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆135Updated 2 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆141Updated 3 weeks ago
- EPFL logic synthesis benchmarks☆191Updated 8 months ago
- VLSI EDA Global Router☆73Updated 7 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- DATC RDF☆50Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 8 months ago
- ☆31Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆120Updated last week
- ☆55Updated 4 years ago
- Awesome machine learning for logic synthesis☆26Updated 2 years ago
- Simple Python interface for ABC☆23Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆157Updated 4 months ago
- ☆29Updated last year
- EDA physical synthesis optimization kit☆54Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆47Updated 3 months ago
- A logic synthesis tool☆73Updated last month
- Open Source Detailed Placement engine☆38Updated 5 years ago
- ☆80Updated last month
- IDEA project source files☆106Updated 6 months ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- UCSD Detailed Router☆87Updated 4 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated 2 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆47Updated 4 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago