scale-lab / DRiLLS
DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
☆107Updated last year
Alternatives and similar repositories for DRiLLS:
Users that are interested in DRiLLS are comparing it to the libraries listed below
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆120Updated 3 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆34Updated last week
- Awesome machine learning for logic synthesis☆25Updated 2 years ago
- ☆29Updated last year
- Simple Python interface for ABC☆24Updated last year
- GPU-based logic synthesis tool☆79Updated 6 months ago
- ☆28Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆126Updated last year
- EDA physical synthesis optimization kit☆50Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆149Updated 3 weeks ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- DATC RDF☆49Updated 4 years ago
- EPFL logic synthesis benchmarks☆173Updated 5 months ago
- IDEA project source files☆102Updated 2 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆132Updated 3 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 10 months ago
- Collection of digital hardware modules & projects (benchmarks)☆37Updated 2 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆21Updated 3 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆41Updated 2 weeks ago
- Open Source Detailed Placement engine☆35Updated 5 years ago
- UCSD Detailed Router☆82Updated 4 years ago
- ☆74Updated this week
- Timing prediction dataset download and instructions.☆13Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 5 months ago
- VLSI EDA Global Router☆71Updated 7 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- Analog Placement Quality Prediction☆20Updated last year
- ☆21Updated 2 years ago
- ☆51Updated 3 years ago