scale-lab / DRiLLSLinks
DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
☆114Updated 2 years ago
Alternatives and similar repositories for DRiLLS
Users that are interested in DRiLLS are comparing it to the libraries listed below
Sorting:
- ☆30Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 2 weeks ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆151Updated 3 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- EPFL logic synthesis benchmarks☆203Updated 3 weeks ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 11 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 2 months ago
- ☆31Updated 3 years ago
- ☆271Updated 4 years ago
- Simple Python interface for ABC☆23Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- ☆57Updated 4 years ago
- DATC RDF☆50Updated 5 years ago
- ☆52Updated 2 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆42Updated last week
- EDA physical synthesis optimization kit☆60Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 6 months ago
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- ☆88Updated last month
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆133Updated last month
- IDEA project source files☆107Updated 9 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆54Updated 6 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆275Updated 2 months ago
- ☆74Updated last month
- GPU-based logic synthesis tool☆86Updated last month
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆23Updated 3 years ago