scale-lab / DRiLLSLinks
DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
☆115Updated 2 years ago
Alternatives and similar repositories for DRiLLS
Users that are interested in DRiLLS are comparing it to the libraries listed below
Sorting:
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆29Updated 5 years ago
- ☆32Updated 2 years ago
- ☆95Updated 6 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- EPFL logic synthesis benchmarks☆223Updated last month
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- ☆32Updated 4 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆72Updated 5 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆166Updated 8 months ago
- DATC RDF☆50Updated 5 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated 11 months ago
- Simple Python interface for ABC☆26Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆25Updated 3 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆293Updated last week
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆140Updated 2 years ago
- ☆29Updated last year
- VLSI EDA Global Router☆77Updated 7 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆59Updated 3 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 7 months ago
- Artificial Netlist Generator☆46Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆60Updated 11 months ago
- ☆24Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- GPU-based logic synthesis tool☆97Updated last month
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆47Updated 3 months ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated 3 weeks ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago