scale-lab / DRiLLS
DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
☆108Updated last year
Alternatives and similar repositories for DRiLLS:
Users that are interested in DRiLLS are comparing it to the libraries listed below
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆122Updated 4 months ago
- EPFL logic synthesis benchmarks☆178Updated 6 months ago
- ☆29Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆150Updated 2 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated 2 years ago
- IDEA project source files☆103Updated 3 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 6 months ago
- Awesome machine learning for logic synthesis☆25Updated 2 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- ☆75Updated last month
- GPU-based logic synthesis tool☆81Updated 7 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆137Updated last week
- ☆28Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆99Updated 11 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated last month
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆23Updated last week
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆21Updated 2 years ago
- Timing prediction dataset download and instructions.☆13Updated last year
- A logic synthesis tool☆72Updated 2 years ago
- EDA physical synthesis optimization kit☆50Updated last year
- DATC RDF☆49Updated 4 years ago
- ☆52Updated 3 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆123Updated 7 months ago
- Collection of digital hardware modules & projects (benchmarks)☆42Updated 3 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆39Updated last month
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆82Updated last year
- ☆28Updated last year
- ☆49Updated 4 months ago