lsils / bill
C++ header-only reasoning library
☆15Updated 9 months ago
Alternatives and similar repositories for bill:
Users that are interested in bill are comparing it to the libraries listed below
- An advanced header-only exact synthesis library☆25Updated 2 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated 10 months ago
- C++ header-only exact synthesis library☆17Updated 2 years ago
- ☆25Updated 4 years ago
- C++ truth table library☆53Updated last year
- C++ Library for Quantum State Preparation (QSP)☆12Updated 2 years ago
- A circuit toolkit☆101Updated 5 years ago
- A Python library for working with logic networks, synthesis, and optimization.☆16Updated this week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- ☆16Updated 4 years ago
- C++ command shell library☆52Updated 7 months ago
- Optimization results for superconducting electronic (SCE) circuits☆13Updated last year
- RevKit: Python quantum compilation library and framework☆28Updated 6 years ago
- Showcase examples for EPFL logic synthesis libraries☆194Updated last year
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆12Updated 5 years ago
- An open-source design automation framework for Field-coupled Nanotechnologies☆70Updated this week
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- Research paper based on or related to ABC.☆36Updated this week
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆15Updated 8 years ago
- Niklas Een's ABC/ZZ framework☆22Updated 2 years ago
- AIGER And-Inverter-Graph Library☆76Updated last month
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆29Updated 9 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆10Updated 10 months ago
- FPGA synthesis tool powered by program synthesis☆43Updated this week
- Parsing library for BLIF netlists☆18Updated 6 months ago
- C++ logic network library☆229Updated this week
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- Logic Synthesis and Verification: Programming Assignments☆12Updated 4 months ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year