Alternatives and similar repositories for bill

Users that are interested in bill are comparing it to the libraries listed below

• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆29Updated 2 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• gmeuli / caterpillar
  ☆28Updated 4 years ago
• lsils / percy
  C++ header-only exact synthesis library
  ☆18Updated 2 years ago
• lsils / kitty
  C++ truth table library
  ☆62Updated 3 months ago
• msoeken / cirkit
  A circuit toolkit
  ☆105Updated 5 years ago
• msoeken / alice
  C++ command shell library
  ☆53Updated last year
• lsils / mockturtle
  C++ logic network library
  ☆258Updated last month
• fmozafari / angel
  C++ Library for Quantum State Preparation (QSP)
  ☆12Updated 2 years ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆198Updated last year
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆226Updated this week
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• nbulsi / also
  A logic synthesis tool
  ☆82Updated last month
• lnis-uofu / LSOracle
  IDEA project source files
  ☆108Updated 2 weeks ago
• bespoke-silicon-group / bsg_replicant
  BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade
  ☆37Updated 2 months ago
• cda-tum / fiction
  An open-source design automation framework for Field-coupled Nanotechnologies
  ☆78Updated this week
• cuddorg / cudd
  CUDD Decision Diagram Package
  ☆145Updated 2 weeks ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆88Updated 2 months ago
• PrincetonUniversity / OPDB
  OpenPiton Design Benchmark
  ☆25Updated 2 years ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆97Updated 3 years ago
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆39Updated last month
• amahzoon / genmul
  ☆18Updated 4 years ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆16Updated 8 years ago
• rdaly525 / coreir
  ☆104Updated 3 years ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆106Updated 2 months ago
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆15Updated last year
• leonardt / hwtypes
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Updated 2 years ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆125Updated last year
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago