Alternatives and similar repositories for bill

Users that are interested in bill are comparing it to the libraries listed below

• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• lsils / percy
  C++ header-only exact synthesis library
  ☆18Updated 2 years ago
• gmeuli / caterpillar
  ☆26Updated 4 years ago
• lsils / kitty
  C++ truth table library
  ☆59Updated last week
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆27Updated 2 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆103Updated 5 years ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆194Updated last year
• lsils / mockturtle
  C++ logic network library
  ☆243Updated this week
• msoeken / alice
  C++ command shell library
  ☆53Updated 10 months ago
• fmozafari / angel
  C++ Library for Quantum State Preparation (QSP)
  ☆12Updated 2 years ago
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆227Updated this week
• nbulsi / also
  A logic synthesis tool
  ☆77Updated 3 weeks ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• berkeley-abc / abc-zz
  Niklas Een's ABC/ZZ framework
  ☆23Updated 3 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆107Updated 8 months ago
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆14Updated last year
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆85Updated 2 months ago
• cda-tum / fiction
  An open-source design automation framework for Field-coupled Nanotechnologies
  ☆75Updated this week
• cuddorg / cudd
  CUDD Decision Diagram Package
  ☆139Updated last week
• marcelwa / aigverse
  A Python library for working with logic networks, synthesis, and optimization.
  ☆63Updated this week
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆122Updated last year
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆16Updated 8 years ago
• leonardt / hwtypes
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Updated last year
• mgudemann / iimc
  ☆14Updated 7 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆78Updated last year
• rdaly525 / coreir
  ☆103Updated 3 years ago
• PrincetonUniversity / OPDB
  OpenPiton Design Benchmark
  ☆25Updated 2 years ago
• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆13Updated 7 months ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆95Updated this week