Alternatives and similar repositories for bill

Users that are interested in bill are comparing it to the libraries listed below

• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆27Updated 2 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆36Updated last year
• msoeken / cirkit
  A circuit toolkit
  ☆103Updated 5 years ago
• lsils / kitty
  C++ truth table library
  ☆57Updated last month
• lsils / percy
  C++ header-only exact synthesis library
  ☆17Updated 2 years ago
• gmeuli / caterpillar
  ☆25Updated 4 years ago
• msoeken / alice
  C++ command shell library
  ☆53Updated 9 months ago
• fmozafari / angel
  C++ Library for Quantum State Preparation (QSP)
  ☆12Updated 2 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• berkeley-abc / abc-zz
  Niklas Een's ABC/ZZ framework
  ☆22Updated 3 years ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆194Updated last year
• lsils / mockturtle
  C++ logic network library
  ☆240Updated 3 weeks ago
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆14Updated last year
• msoeken / revkit
  RevKit: Python quantum compilation library and framework
  ☆29Updated 6 years ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago
• Nic30 / hwtHls
  LLVM based HLS library for HWToolkit (hardware devel. toolkit)
  ☆25Updated 3 weeks ago
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆227Updated last week
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆49Updated 9 years ago
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆37Updated last week
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆24Updated 5 years ago
• cda-tum / fiction
  An open-source design automation framework for Field-coupled Nanotechnologies
  ☆73Updated last week
• IntelLabs / t2sp
  Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
  ☆31Updated last year
• lnis-uofu / LSOracle
  IDEA project source files
  ☆107Updated 8 months ago
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆30Updated 10 months ago
• rdaly525 / coreir
  ☆103Updated 3 years ago
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆11Updated last year
• berkeley-abc / mvsis
  A copy of the latest version of MVSIS
  ☆11Updated 4 years ago
• wincle626 / HLS_Legup
  ☆27Updated 7 years ago
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆39Updated 3 months ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆68Updated last week