Alternatives and similar repositories for bill

Users that are interested in bill are comparing it to the libraries listed below

• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆29Updated 3 years ago
• gmeuli / caterpillar
  ☆28Updated 5 years ago
• lsils / percy
  C++ header-only exact synthesis library
  ☆18Updated 2 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆106Updated 5 years ago
• lsils / kitty
  C++ truth table library
  ☆62Updated 4 months ago
• msoeken / alice
  C++ command shell library
  ☆53Updated last year
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆201Updated last year
• fmozafari / angel
  C++ Library for Quantum State Preparation (QSP)
  ☆13Updated 2 years ago
• lsils / mockturtle
  C++ logic network library
  ☆267Updated 2 months ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆32Updated 4 years ago
• cda-tum / fiction
  An open-source design automation framework for Field-coupled Nanotechnologies
  ☆83Updated this week
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆229Updated this week
• nbulsi / also
  A logic synthesis tool
  ☆82Updated 3 months ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆80Updated last year
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆15Updated 2 years ago
• marcelwa / aigverse
  A Python library for working with logic networks, synthesis, and optimization.
  ☆67Updated last week
• lnis-uofu / LSOracle
  IDEA project source files
  ☆110Updated last month
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated 2 years ago
• cuddorg / cudd
  CUDD Decision Diagram Package
  ☆147Updated this week
• PrincetonUniversity / OPDB
  OpenPiton Design Benchmark
  ☆26Updated 2 years ago
• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆15Updated last month
• rdaly525 / coreir
  ☆104Updated 3 years ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆94Updated 4 months ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 7 months ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• bespoke-silicon-group / bsg_replicant
  BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade
  ☆37Updated 3 months ago
• StanfordAHA / garnet
  Next generation CGRA generator
  ☆118Updated this week
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆98Updated 3 years ago
• drichmond / HOPS
  Synthesizable Higher-Order Functions (Patterns) for C++
  ☆17Updated 7 years ago