Alternatives and similar repositories for bill

Users that are interested in bill are comparing it to the libraries listed below

• lsils / percy
  C++ header-only exact synthesis library
  ☆18Updated 2 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• gmeuli / caterpillar
  ☆26Updated 4 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆27Updated 2 years ago
• lsils / kitty
  C++ truth table library
  ☆59Updated last month
• msoeken / cirkit
  A circuit toolkit
  ☆105Updated 5 years ago
• lsils / mockturtle
  C++ logic network library
  ☆247Updated 3 weeks ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆195Updated last year
• fmozafari / angel
  C++ Library for Quantum State Preparation (QSP)
  ☆12Updated 2 years ago
• msoeken / alice
  C++ command shell library
  ☆53Updated 11 months ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• nbulsi / also
  A logic synthesis tool
  ☆78Updated last month
• cda-tum / fiction
  An open-source design automation framework for Field-coupled Nanotechnologies
  ☆78Updated this week
• marcelwa / aigverse
  A Python library for working with logic networks, synthesis, and optimization.
  ☆65Updated this week
• lnis-uofu / LSOracle
  IDEA project source files
  ☆108Updated 2 weeks ago
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆227Updated this week
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆14Updated last year
• runekrauss / freddy
  A design automation framework to engineer decision diagrams yourself
  ☆21Updated last week
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆79Updated last year
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆16Updated 8 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• msoeken / revkit
  RevKit: Python quantum compilation library and framework
  ☆30Updated 6 years ago
• hkustgz-zhang-lab / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆51Updated last month
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆86Updated 3 weeks ago
• amahzoon / genmul
  ☆17Updated 4 years ago
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆38Updated last month
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆31Updated last year
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆208Updated last month
• leonardt / hwtypes
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Updated last year
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆33Updated 5 years ago