Alternatives and similar repositories for bill

Users that are interested in bill are comparing it to the libraries listed below

• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆29Updated 2 years ago
• lsils / percy
  C++ header-only exact synthesis library
  ☆18Updated 2 years ago
• gmeuli / caterpillar
  ☆28Updated 5 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆105Updated 5 years ago
• lsils / kitty
  C++ truth table library
  ☆62Updated 3 months ago
• msoeken / alice
  C++ command shell library
  ☆53Updated last year
• lsils / mockturtle
  C++ logic network library
  ☆262Updated last month
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆200Updated last year
• fmozafari / angel
  C++ Library for Quantum State Preparation (QSP)
  ☆13Updated 2 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• nbulsi / also
  A logic synthesis tool
  ☆82Updated 2 months ago
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆229Updated last week
• lnis-uofu / LSOracle
  IDEA project source files
  ☆109Updated last month
• bespoke-silicon-group / bsg_replicant
  BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade
  ☆37Updated 2 months ago
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆15Updated last year
• berkeley-abc / abc-zz
  Niklas Een's ABC/ZZ framework
  ☆24Updated 3 years ago
• The-OpenROAD-Project / Birds-of-a-Feather-Open-Source-Academic-EDA-Software
  Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !
  ☆13Updated 6 years ago
• amahzoon / genmul
  ☆18Updated 4 years ago
• cuddorg / cudd
  CUDD Decision Diagram Package
  ☆145Updated last week
• leonardt / hwtypes
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Updated 2 years ago
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated 2 years ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 6 months ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆92Updated 3 months ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆16Updated 9 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆50Updated 10 years ago
• rdaly525 / coreir
  ☆104Updated 3 years ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆80Updated last year
• scale-lab / BLASYS
  An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
  ☆32Updated 2 years ago