lsils / billLinks
C++ header-only reasoning library
☆17Updated last year
Alternatives and similar repositories for bill
Users that are interested in bill are comparing it to the libraries listed below
Sorting:
- An advanced header-only exact synthesis library☆28Updated 2 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- A circuit toolkit☆105Updated 5 years ago
- C++ truth table library☆60Updated 2 months ago
- ☆27Updated 4 years ago
- C++ header-only exact synthesis library☆18Updated 2 years ago
- C++ logic network library☆254Updated last week
- C++ command shell library☆53Updated last year
- Showcase examples for EPFL logic synthesis libraries☆197Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- C++ Library for Quantum State Preparation (QSP)☆12Updated 2 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆227Updated last week
- A logic synthesis tool☆82Updated last month
- IDEA project source files☆109Updated last month
- An open-source design automation framework for Field-coupled Nanotechnologies☆78Updated this week
- AIGER And-Inverter-Graph Library☆88Updated 2 months ago
- A Python library for working with logic networks, synthesis, and optimization.☆65Updated this week
- ☆103Updated 3 years ago
- CUDD Decision Diagram Package☆143Updated this week
- RevKit: Python quantum compilation library and framework☆30Updated 6 years ago
- ☆18Updated 4 years ago
- OpenPiton Design Benchmark☆25Updated 2 years ago
- C++17 implementation of an AST for Verilog code generation☆25Updated 2 years ago
- Niklas Een's ABC/ZZ framework☆23Updated 3 years ago
- Logic Synthesis and Verification: Programming Assignments☆13Updated this week
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆31Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- FPGA synthesis tool powered by program synthesis☆52Updated this week