lsils / bill
C++ header-only reasoning library
☆11Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for bill
- An advanced header-only exact synthesis library☆23Updated last year
- C++ header-only exact synthesis library☆15Updated last year
- C++ parsing library for simple formats used in logic synthesis and formal verification☆35Updated 4 months ago
- ☆22Updated 4 years ago
- C++ truth table library☆51Updated 7 months ago
- A circuit toolkit☆96Updated 4 years ago
- Showcase examples for EPFL logic synthesis libraries☆184Updated 7 months ago
- C++ logic network library☆211Updated last month
- C++ Library for Quantum State Preparation (QSP)☆10Updated last year
- An open-source design automation framework for Field-coupled Nanotechnologies☆65Updated this week
- Optimization results for superconducting electronic (SCE) circuits☆11Updated 11 months ago
- RevKit: Python quantum compilation library and framework☆24Updated 5 years ago
- IDEA project source files☆98Updated last week
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆11Updated 5 years ago
- C++17 Library for analysis, compilation/synthesis, and optimization of quantum circuits☆98Updated last year
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- Problems and Results of IWLS 2022 Programming Contest☆16Updated 2 years ago
- A logic synthesis tool☆68Updated 2 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆29Updated 3 years ago
- ☆14Updated 3 years ago
- AIGER And-Inverter-Graph Library☆61Updated 5 months ago
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆15Updated last month
- C++ command shell library☆51Updated last month
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- EPFL logic synthesis benchmarks☆166Updated 2 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆55Updated 5 months ago
- RSFQ cell library☆36Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆20Updated this week
- AMulet 2. - A better AIG Multiplier Examination Tool☆20Updated 2 years ago