lsils / billLinks
C++ header-only reasoning library
☆16Updated last year
Alternatives and similar repositories for bill
Users that are interested in bill are comparing it to the libraries listed below
Sorting:
- An advanced header-only exact synthesis library☆31Updated 3 years ago
- ☆28Updated 5 years ago
- C++ truth table library☆64Updated 6 months ago
- C++ header-only exact synthesis library☆17Updated 3 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆38Updated last year
- A circuit toolkit☆107Updated 5 years ago
- C++ Library for Quantum State Preparation (QSP)☆12Updated 3 years ago
- C++ command shell library☆51Updated last year
- C++ logic network library☆275Updated 4 months ago
- Showcase examples for EPFL logic synthesis libraries☆202Updated last year
- An open-source design automation framework for Field-coupled Nanotechnologies☆85Updated this week
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Updated 9 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- RevKit: Python quantum compilation library and framework☆31Updated 6 years ago
- A Python library for working with logic networks, synthesis, and optimization.☆71Updated last week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆232Updated this week
- A design automation framework to engineer decision diagrams yourself☆25Updated this week
- A logic synthesis tool☆84Updated 5 months ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated 2 years ago
- Optimization results for superconducting electronic (SCE) circuits☆17Updated 2 years ago
- Niklas Een's ABC/ZZ framework☆24Updated 3 years ago
- AIGER And-Inverter-Graph Library☆97Updated last month
- IDEA project source files☆111Updated 3 months ago
- CUDD Decision Diagram Package☆151Updated last month
- The PE for the second generation CGRA (garnet).☆18Updated 9 months ago
- ☆19Updated 5 years ago
- ☆104Updated 3 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 9 months ago
- Problems and Results of IWLS 2022 Programming Contest☆21Updated 9 months ago
- Parsing library for BLIF netlists☆19Updated last year