lsils / billLinks
C++ header-only reasoning library
☆16Updated 10 months ago
Alternatives and similar repositories for bill
Users that are interested in bill are comparing it to the libraries listed below
Sorting:
- An advanced header-only exact synthesis library☆26Updated 2 years ago
- C++ header-only exact synthesis library☆17Updated 2 years ago
- C++ truth table library☆56Updated 2 weeks ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated 11 months ago
- ☆25Updated 4 years ago
- C++ Library for Quantum State Preparation (QSP)☆12Updated 2 years ago
- A circuit toolkit☆102Updated 5 years ago
- C++ command shell library☆53Updated 8 months ago
- Optimization results for superconducting electronic (SCE) circuits☆13Updated last year
- Showcase examples for EPFL logic synthesis libraries☆194Updated last year
- Niklas Een's ABC/ZZ framework☆22Updated 3 years ago
- A Python library for working with logic networks, synthesis, and optimization.☆18Updated this week
- C++ logic network library☆232Updated 2 weeks ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- An open-source design automation framework for Field-coupled Nanotechnologies☆69Updated this week
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆12Updated 5 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- A logic synthesis tool☆73Updated last month
- IDEA project source files☆106Updated 6 months ago
- RevKit: Python quantum compilation library and framework☆28Updated 6 years ago
- ☆21Updated this week
- ☆16Updated 4 years ago
- Parsing library for BLIF netlists☆19Updated 7 months ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- The PE for the second generation CGRA (garnet).☆17Updated last month
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- Collection of test cases for Yosys☆18Updated 3 years ago
- Qrouter detail router for digital ASIC designs☆57Updated last month
- Coriolis VLSI EDA Tool (LIP6)☆67Updated last week