Alternatives and similar repositories for bill

Users that are interested in bill are comparing it to the libraries listed below

• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆27Updated 2 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• lsils / kitty
  C++ truth table library
  ☆60Updated last month
• lsils / percy
  C++ header-only exact synthesis library
  ☆18Updated 2 years ago
• gmeuli / caterpillar
  ☆27Updated 4 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆104Updated 5 years ago
• msoeken / alice
  C++ command shell library
  ☆53Updated 11 months ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆196Updated last year
• lsils / mockturtle
  C++ logic network library
  ☆250Updated last month
• fmozafari / angel
  C++ Library for Quantum State Preparation (QSP)
  ☆12Updated 2 years ago
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆227Updated this week
• cda-tum / fiction
  An open-source design automation framework for Field-coupled Nanotechnologies
  ☆78Updated this week
• nbulsi / also
  A logic synthesis tool
  ☆81Updated last week
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• berkeley-abc / abc-zz
  Niklas Een's ABC/ZZ framework
  ☆23Updated 3 years ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆87Updated last month
• lnis-uofu / LSOracle
  IDEA project source files
  ☆108Updated last month
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆14Updated last year
• marcelwa / aigverse
  A Python library for working with logic networks, synthesis, and optimization.
  ☆65Updated this week
• runekrauss / freddy
  A design automation framework to engineer decision diagrams yourself
  ☆22Updated 3 weeks ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 4 years ago
• rdaly525 / coreir
  ☆103Updated 3 years ago
• msoeken / revkit
  RevKit: Python quantum compilation library and framework
  ☆29Updated 6 years ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆16Updated 8 years ago
• amahzoon / genmul
  ☆17Updated 4 years ago
• cuddorg / cudd
  CUDD Decision Diagram Package
  ☆142Updated last month
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆22Updated 5 months ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆101Updated 3 weeks ago
• StanfordAHA / garnet
  Next generation CGRA generator
  ☆114Updated last week
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆77Updated last year