alanminko / iwls2022-ls-contestLinks
Problems and Results of IWLS 2022 Programming Contest
☆20Updated 7 months ago
Alternatives and similar repositories for iwls2022-ls-contest
Users that are interested in iwls2022-ls-contest are comparing it to the libraries listed below
Sorting:
- ☆26Updated this week
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 8 months ago
- Research paper based on or related to ABC.☆62Updated 3 weeks ago
- ☆31Updated 2 years ago
- EPFL logic synthesis benchmarks☆220Updated 3 weeks ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆40Updated last year
- GPU-based logic synthesis tool☆97Updated last week
- A logic synthesis tool☆82Updated 3 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- ☆26Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆38Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated this week
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 10 months ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- Problems and Results of IWLS 2023 Programming Contest☆16Updated 7 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆140Updated 4 months ago
- C++ logic network library☆266Updated 2 months ago
- IDEA project source files☆110Updated last month
- Showcase examples for EPFL logic synthesis libraries☆201Updated last year
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- ☆29Updated last year
- ☆18Updated 4 years ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆20Updated 11 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆84Updated last year
- AIGER And-Inverter-Graph Library☆94Updated 4 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated 2 weeks ago