MLCAD 2020: Reinforcement for logic optimization sequence exploration
☆31Oct 17, 2020Updated 6 years ago
Alternatives and similar repositories for abcRL
Users that are interested in abcRL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple Python interface for ABC☆28May 19, 2023Updated 3 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆124May 18, 2023Updated 3 years ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 4 years ago
- ☆14Dec 31, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆17Jul 21, 2025Updated last year
- EPFL logic synthesis benchmarks☆273Aug 13, 2026Updated 2 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆30Apr 9, 2025Updated last year
- ☆21Nov 18, 2022Updated 3 years ago
- ☆15Oct 8, 2024Updated 2 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆48Apr 10, 2026Updated 6 months ago
- GPU-based logic synthesis tool☆111Mar 31, 2026Updated 7 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆153Jul 23, 2025Updated last year
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆86Apr 30, 2026Updated 6 months ago
- ☆30Jun 25, 2024Updated 2 years ago
- EDA physical synthesis optimization kit☆70Nov 13, 2023Updated 2 years ago
- ☆28Nov 7, 2024Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆27May 29, 2022Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆22Dec 23, 2024Updated last year
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,249Updated this week
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 6 years ago
- ☆18May 23, 2021Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- ☆11Jan 19, 2023Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆113Feb 27, 2026Updated 8 months ago
- This is a python repo for flattening Verilog☆19Dec 19, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆23Dec 20, 2018Updated 7 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 5 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- ☆43Nov 28, 2022Updated 3 years ago
- Showcase examples for EPFL logic synthesis libraries☆213Apr 5, 2024Updated 2 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- ☆185Nov 12, 2022Updated 3 years ago