krzhu / abcRL
MLCAD 2020: Reinforcement for logic optimization sequence exploration
☆26Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for abcRL
- Simple Python interface for ABC☆23Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- discrete gate sizing☆13Updated 3 years ago
- GPU-based logic synthesis tool☆68Updated 4 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- ☆29Updated last year
- ☆27Updated 11 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- Awesome machine learning for logic synthesis☆24Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 2 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- ☆21Updated 4 months ago
- Research paper based on or related to ABC.☆15Updated last week
- ☆20Updated 6 months ago
- ☆50Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆45Updated 5 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆19Updated last year
- ☆45Updated last month
- ☆12Updated 2 years ago
- ☆15Updated 6 years ago
- ☆25Updated 4 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆102Updated last year
- ☆14Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆128Updated 5 months ago
- Problems and Results of IWLS 2022 Programming Contest☆16Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆36Updated last month
- Artificial Netlist Generator☆33Updated 8 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆121Updated last year
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated 4 months ago