DfX-NYUAD / GNN-RELinks
GNN-RE datasets for circuit recognition
☆51Updated 2 years ago
Alternatives and similar repositories for GNN-RE
Users that are interested in GNN-RE are comparing it to the libraries listed below
Sorting:
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆60Updated 3 weeks ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 2 weeks ago
- ☆24Updated last year
- ☆15Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 2 weeks ago
- Artificial Netlist Generator☆39Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated 2 years ago
- ☆28Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆23Updated 3 years ago
- ☆74Updated last month
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 11 months ago
- ☆16Updated 3 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 4 months ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆56Updated 2 months ago
- DATC RDF☆50Updated 5 years ago
- Logic optimization and technology mapping tool.☆19Updated last year
- EDA physical synthesis optimization kit☆60Updated last year
- ☆11Updated 2 years ago
- ☆30Updated last year
- ☆31Updated 3 years ago
- ☆19Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago
- ☆88Updated last month
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 11 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆54Updated 6 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago