GNN-RE datasets for circuit recognition
☆56May 16, 2023Updated 2 years ago
Alternatives and similar repositories for GNN-RE
Users that are interested in GNN-RE are comparing it to the libraries listed below
Sorting:
- ☆15May 24, 2023Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Problems and Results of IWLS 2023 Programming Contest☆16Apr 12, 2025Updated 10 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆77Jul 10, 2025Updated 7 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- ☆16Dec 30, 2023Updated 2 years ago
- ☆17Nov 19, 2023Updated 2 years ago
- [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/☆116Jul 7, 2023Updated 2 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆30Oct 5, 2022Updated 3 years ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- DeepGate3 for ICCAD2024☆13May 26, 2025Updated 9 months ago
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 5 months ago
- ☆20Oct 27, 2022Updated 3 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- ☆59Jan 19, 2026Updated last month
- ☆48Mar 14, 2023Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66May 29, 2025Updated 9 months ago
- Machine Learning Techniques for Hardware Trojan Detection☆28Sep 24, 2020Updated 5 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- ☆15Nov 9, 2022Updated 3 years ago
- C++ Implementation of reduced order binary decision diagram data structure☆13Nov 11, 2015Updated 10 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago