lsils / lstools-showcase
Showcase examples for EPFL logic synthesis libraries
☆194Updated last year
Alternatives and similar repositories for lstools-showcase:
Users that are interested in lstools-showcase are comparing it to the libraries listed below
- C++ logic network library☆228Updated 6 months ago
- A logic synthesis tool☆73Updated 2 weeks ago
- EPFL logic synthesis benchmarks☆186Updated 8 months ago
- A circuit toolkit☆100Updated 5 years ago
- IDEA project source files☆106Updated 5 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆157Updated 3 months ago
- Database and Tool Framework for EDA☆112Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated 9 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last week
- C++ header-only exact synthesis library☆17Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆54Updated 5 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆45Updated 3 months ago
- EDA physical synthesis optimization kit☆52Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆221Updated this week
- Research paper based on or related to ABC.☆36Updated 2 weeks ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- AIGER And-Inverter-Graph Library☆73Updated 2 weeks ago
- UCSD Detailed Router☆85Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆131Updated 2 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆138Updated this week
- ☆103Updated 5 years ago
- An advanced header-only exact synthesis library☆25Updated 2 years ago
- A Standalone Structural Verilog Parser☆91Updated 3 years ago
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 2 weeks ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆131Updated 5 years ago
- Machine Generated Analog IC Layout☆232Updated last year
- ☆296Updated last month
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago