lsils / lstools-showcaseLinks
Showcase examples for EPFL logic synthesis libraries
☆198Updated last year
Alternatives and similar repositories for lstools-showcase
Users that are interested in lstools-showcase are comparing it to the libraries listed below
Sorting:
- C++ logic network library☆258Updated last month
- A logic synthesis tool☆82Updated last month
- IDEA project source files☆108Updated 2 weeks ago
- EPFL logic synthesis benchmarks☆213Updated last month
- Research paper based on or related to ABC.☆55Updated 3 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- A circuit toolkit☆105Updated 5 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 3 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆226Updated this week
- ☆106Updated 5 years ago
- GPU-based logic synthesis tool☆92Updated 2 months ago
- AIGER And-Inverter-Graph Library☆88Updated 2 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- C++ header-only exact synthesis library☆18Updated 2 years ago
- EDA physical synthesis optimization kit☆62Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆183Updated 5 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Tools for working with circuits as graphs in python☆125Updated last year
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆133Updated 6 years ago
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 6 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- UCSD Detailed Router☆91Updated 4 years ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- Delay Calculation ToolKit☆32Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago