lsils / lstools-showcase

Related projects: ⓘ

• lsils / mockturtle
  C++ logic network library
  ☆204Updated this week
• nbulsi / also
  A logic synthesis tool
  ☆64Updated last year
• lnis-uofu / LSOracle
  IDEA project source files
  ☆93Updated 2 weeks ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆159Updated 3 weeks ago
• msoeken / cirkit
  A circuit toolkit
  ☆95Updated 4 years ago
• lsils / percy
  C++ header-only exact synthesis library
  ☆15Updated last year
• panhomyoung / phyLS
  A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…
  ☆17Updated 3 weeks ago
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆120Updated last month
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆35Updated 2 months ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆140Updated 11 months ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆29Updated 2 years ago
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆204Updated this week
• alanminko / iwls2022-ls-contest
  Problems and Results of IWLS 2022 Programming Contest
  ☆16Updated 2 years ago
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆184Updated 4 months ago
• pkuzjx / eda-collection
  ☆95Updated 4 years ago
• lsils / bill
  C++ header-only reasoning library
  ☆11Updated 2 months ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆79Updated 2 years ago
• ben-marshall / verilog-parser
  A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.
  ☆128Updated 5 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆53Updated 3 months ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆96Updated 6 months ago
• The-OpenROAD-Project / OpenDB
  Database and Tool Framework for EDA
  ☆101Updated 3 years ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆79Updated 3 years ago
• cuhk-eda / ripple-fpga
  RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
  ☆87Updated 4 years ago
• geochrist / dctk
  Delay Calculation ToolKit
  ☆26Updated 2 years ago
• msoeken / kitty
  C++ truth table library
  ☆49Updated 5 months ago
• tsung-wei-huang / ece5960-physical-design
  ☆33Updated last year
• The-OpenROAD-Project / yosys
  Logic synthesis and ABC based optimization
  ☆44Updated last week
• The-OpenROAD-Project / RePlAce
  RePlAce global placement tool
  ☆206Updated 4 years ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆57Updated 3 months ago
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆118Updated last year