lsils / lstools-showcase
Showcase examples for EPFL logic synthesis libraries
☆192Updated 10 months ago
Alternatives and similar repositories for lstools-showcase:
Users that are interested in lstools-showcase are comparing it to the libraries listed below
- C++ logic network library☆222Updated 4 months ago
- EPFL logic synthesis benchmarks☆178Updated 6 months ago
- IDEA project source files☆103Updated 3 months ago
- A logic synthesis tool☆72Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆150Updated 2 months ago
- A circuit toolkit☆97Updated 5 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆24Updated this week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆99Updated 11 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆123Updated 7 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated last month
- Database and Tool Framework for EDA☆110Updated 4 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆35Updated 8 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆216Updated this week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated 2 years ago
- C++ header-only exact synthesis library☆16Updated 2 years ago
- UCSD Detailed Router☆84Updated 4 years ago
- ☆38Updated 2 years ago
- GPU-based logic synthesis tool☆81Updated 7 months ago
- EDA physical synthesis optimization kit☆50Updated last year
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- ☆103Updated 5 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆137Updated last week
- Collection of digital hardware modules & projects (benchmarks)☆42Updated 3 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- RePlAce global placement tool☆226Updated 4 years ago
- AIGER And-Inverter-Graph Library☆68Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆198Updated 4 months ago
- A Standalone Structural Verilog Parser☆86Updated 2 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆56Updated 9 months ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆51Updated last year