lsils / lstools-showcase

Related projects ⓘ

Alternatives and complementary repositories for lstools-showcase

• lsils / mockturtle
  C++ logic network library
  ☆211Updated last month
• lnis-uofu / LSOracle
  IDEA project source files
  ☆98Updated last week
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆166Updated 2 months ago
• msoeken / cirkit
  A circuit toolkit
  ☆96Updated 4 years ago
• nbulsi / also
  A logic synthesis tool
  ☆68Updated 2 years ago
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆122Updated 4 months ago
• lsils / percy
  C++ header-only exact synthesis library
  ☆15Updated last year
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆147Updated last year
• panhomyoung / phyLS
  A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…
  ☆20Updated this week
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆35Updated 4 months ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆36Updated last month
• pkuzjx / eda-collection
  ☆99Updated 4 years ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆61Updated 5 months ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆97Updated 8 months ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆68Updated 4 months ago
• alanminko / iwls2022-ls-contest
  Problems and Results of IWLS 2022 Programming Contest
  ☆16Updated 2 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆55Updated 5 months ago
• The-OpenROAD-Project / OpenDB
  Database and Tool Framework for EDA
  ☆103Updated 3 years ago
• tsung-wei-huang / ece5960-physical-design
  ☆36Updated last year
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆23Updated 4 years ago
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆206Updated this week
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆79Updated 3 years ago
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆121Updated last year
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆116Updated last month
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆83Updated 2 years ago
• cuhk-eda / ripple-fpga
  RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
  ☆89Updated 4 years ago
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆99Updated 4 months ago
• lsils / bill
  C++ header-only reasoning library
  ☆11Updated 4 months ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆52Updated 4 years ago
• The-OpenROAD-Project / RePlAce
  RePlAce global placement tool
  ☆215Updated 4 years ago