msoeken / cirkitLinks
A circuit toolkit
☆105Updated 5 years ago
Alternatives and similar repositories for cirkit
Users that are interested in cirkit are comparing it to the libraries listed below
Sorting:
- Showcase examples for EPFL logic synthesis libraries☆198Updated last year
- An advanced header-only exact synthesis library☆29Updated 2 years ago
- C++ logic network library☆258Updated last month
- C++ truth table library☆62Updated 3 months ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- AIGER And-Inverter-Graph Library☆88Updated 2 months ago
- A logic synthesis tool☆82Updated last month
- ☆28Updated 4 years ago
- C++ header-only exact synthesis library☆18Updated 2 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆226Updated this week
- C++ header-only reasoning library☆17Updated last year
- RevKit: Python quantum compilation library and framework☆30Updated 6 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.☆163Updated 5 years ago
- State-of-the-art in reversible logic synthesis☆23Updated 9 years ago
- IDEA project source files☆108Updated 2 weeks ago
- A Python library for working with logic networks, synthesis, and optimization.☆65Updated this week
- ☆18Updated 4 years ago
- ☆24Updated 3 weeks ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- Optimization results for superconducting electronic (SCE) circuits☆15Updated last year
- ☆104Updated 3 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆65Updated 3 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆15Updated 3 years ago
- Research paper based on or related to ABC.☆55Updated 3 months ago
- EPFL logic synthesis benchmarks☆213Updated last month
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Updated 8 years ago