msoeken / cirkitLinks
A circuit toolkit
☆104Updated 5 years ago
Alternatives and similar repositories for cirkit
Users that are interested in cirkit are comparing it to the libraries listed below
Sorting:
- Showcase examples for EPFL logic synthesis libraries☆196Updated last year
- An advanced header-only exact synthesis library☆27Updated 2 years ago
- C++ logic network library☆250Updated last month
- C++ truth table library☆60Updated last month
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- C++ header-only exact synthesis library☆18Updated 2 years ago
- AIGER And-Inverter-Graph Library☆87Updated last month
- RevKit: Python quantum compilation library and framework☆29Updated 6 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆227Updated this week
- ☆27Updated 4 years ago
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- A logic synthesis tool☆81Updated last week
- C++ header-only reasoning library☆17Updated last year
- IDEA project source files☆108Updated last month
- Research paper based on or related to ABC.☆52Updated 2 months ago
- State-of-the-art in reversible logic synthesis☆22Updated 9 years ago
- ☆103Updated 3 years ago
- Niklas Een's ABC/ZZ framework☆23Updated 3 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆64Updated 3 years ago
- EPFL logic synthesis benchmarks☆211Updated 2 months ago
- ☆23Updated last week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.☆155Updated 5 years ago
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 5 months ago
- ☆17Updated 4 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- A standalone structural (gate-level) verilog parser☆39Updated last week
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Optimization results for superconducting electronic (SCE) circuits☆14Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year