Alternatives and similar repositories for cirkit

Users that are interested in cirkit are comparing it to the libraries listed below

• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆200Updated last year
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆29Updated 2 years ago
• lsils / mockturtle
  C++ logic network library
  ☆262Updated last month
• lsils / kitty
  C++ truth table library
  ☆62Updated 3 months ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• lsils / percy
  C++ header-only exact synthesis library
  ☆18Updated 2 years ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆92Updated 3 months ago
• nbulsi / also
  A logic synthesis tool
  ☆82Updated 2 months ago
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆229Updated last week
• gmeuli / caterpillar
  ☆28Updated 5 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆109Updated last month
• lsils / bill
  C++ header-only reasoning library
  ☆17Updated last year
• msoeken / revkit
  RevKit: Python quantum compilation library and framework
  ☆30Updated 6 years ago
• berkeley-abc / abc-zz
  Niklas Een's ABC/ZZ framework
  ☆24Updated 3 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• hkustgz-zhang-lab / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆59Updated last week
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆217Updated this week
• marcelwa / aigverse
  A Python library for working with logic networks, synthesis, and optimization.
  ☆67Updated this week
• amahzoon / genmul
  ☆18Updated 4 years ago
• aziesemer / astran
  ASTRAN - Automatic Synthesis of Transistor Networks
  ☆65Updated 3 years ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆22Updated 7 months ago
• msoeken / reversible-sota
  State-of-the-art in reversible logic synthesis
  ☆23Updated 9 years ago
• SPbSAT / cirbo
  ☆24Updated last month
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆62Updated 2 years ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆126Updated 2 years ago
• rdaly525 / coreir
  ☆104Updated 3 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆15Updated last year
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆50Updated 10 years ago