Alternatives and similar repositories for cirkit

Users that are interested in cirkit are comparing it to the libraries listed below

• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆194Updated last year
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆27Updated 2 years ago
• lsils / mockturtle
  C++ logic network library
  ☆243Updated this week
• lsils / kitty
  C++ truth table library
  ☆59Updated this week
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• lsils / percy
  C++ header-only exact synthesis library
  ☆18Updated 2 years ago
• nbulsi / also
  A logic synthesis tool
  ☆77Updated 3 weeks ago
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆227Updated this week
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆85Updated 2 months ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆107Updated 8 months ago
• gmeuli / caterpillar
  ☆26Updated 4 years ago
• rdaly525 / coreir
  ☆103Updated 3 years ago
• msoeken / revkit
  RevKit: Python quantum compilation library and framework
  ☆30Updated 6 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆73Updated 4 years ago
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 5 years ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆21Updated 3 months ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆109Updated 2 months ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆153Updated 5 years ago
• aziesemer / astran
  ASTRAN - Automatic Synthesis of Transistor Networks
  ☆63Updated 3 years ago
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆48Updated 8 months ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆122Updated last year
• lsils / bill
  C++ header-only reasoning library
  ☆17Updated last year
• hkustgz-zhang-lab / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆49Updated 3 weeks ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆200Updated 2 weeks ago
• amahzoon / genmul
  ☆16Updated 4 years ago
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• cuhk-eda / ripple-fpga
  RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
  ☆90Updated 5 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆38Updated 2 weeks ago