Alternatives and similar repositories for cirkit

Users that are interested in cirkit are comparing it to the libraries listed below

• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆194Updated last year
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆27Updated 2 years ago
• lsils / mockturtle
  C++ logic network library
  ☆240Updated 3 weeks ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆36Updated last year
• lsils / kitty
  C++ truth table library
  ☆57Updated last month
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆227Updated last week
• lsils / percy
  C++ header-only exact synthesis library
  ☆17Updated 2 years ago
• nbulsi / also
  A logic synthesis tool
  ☆74Updated last week
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆73Updated 4 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆107Updated 8 months ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆83Updated last month
• msoeken / revkit
  RevKit: Python quantum compilation library and framework
  ☆29Updated 6 years ago
• rdaly525 / coreir
  ☆103Updated 3 years ago
• aziesemer / astran
  ASTRAN - Automatic Synthesis of Transistor Networks
  ☆61Updated 3 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆153Updated 5 years ago
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 5 years ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆121Updated last year
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆120Updated 11 years ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆201Updated last month
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆33Updated 11 months ago
• lsils / bill
  C++ header-only reasoning library
  ☆16Updated last year
• gmeuli / caterpillar
  ☆25Updated 4 years ago
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆49Updated 7 months ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆106Updated 2 months ago
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆49Updated 9 years ago
• pkuzjx / eda-collection
  ☆105Updated 5 years ago
• amahzoon / genmul
  ☆16Updated 4 years ago
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆101Updated 5 years ago
• hkustgz-zhang-lab / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆46Updated this week