Alternatives and similar repositories for cirkit

Users that are interested in cirkit are comparing it to the libraries listed below

• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆202Updated last year
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆31Updated 3 years ago
• lsils / kitty
  C++ truth table library
  ☆64Updated 6 months ago
• lsils / mockturtle
  C++ logic network library
  ☆275Updated 4 months ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆39Updated last year
• lsils / percy
  C++ header-only exact synthesis library
  ☆17Updated 3 years ago
• lsils / bill
  C++ header-only reasoning library
  ☆16Updated last year
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆232Updated this week
• nbulsi / also
  A logic synthesis tool
  ☆84Updated 5 months ago
• gmeuli / caterpillar
  ☆28Updated 5 years ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆97Updated last month
• lnis-uofu / LSOracle
  IDEA project source files
  ☆111Updated 3 months ago
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆168Updated 5 years ago
• rdaly525 / coreir
  ☆104Updated 3 years ago
• hkustgz-zhang-lab / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆70Updated 3 weeks ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆227Updated 2 months ago
• marcelwa / aigverse
  A Python library for working with logic networks, synthesis, and optimization.
  ☆73Updated this week
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 6 years ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆22Updated 10 months ago
• msoeken / revkit
  RevKit: Python quantum compilation library and framework
  ☆31Updated 6 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• msoeken / reversible-sota
  State-of-the-art in reversible logic synthesis
  ☆24Updated 9 years ago
• alanminko / iwls2022-ls-contest
  Problems and Results of IWLS 2022 Programming Contest
  ☆21Updated 9 months ago
• cuhk-eda / ripple-fpga
  RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
  ☆91Updated 6 years ago
• aziesemer / astran
  ASTRAN - Automatic Synthesis of Transistor Networks
  ☆66Updated 3 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆97Updated 2 months ago
• rubund / graywolf
  ☆114Updated 5 years ago
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆51Updated 10 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆119Updated 8 months ago