Alternatives and similar repositories for cirkit

Users that are interested in cirkit are comparing it to the libraries listed below

• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆202Updated last year
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆30Updated 3 years ago
• lsils / mockturtle
  C++ logic network library
  ☆273Updated 3 months ago
• lsils / kitty
  C++ truth table library
  ☆64Updated 5 months ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆39Updated last year
• lsils / percy
  C++ header-only exact synthesis library
  ☆18Updated 3 years ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆97Updated 2 weeks ago
• nbulsi / also
  A logic synthesis tool
  ☆84Updated 4 months ago
• msoeken / revkit
  RevKit: Python quantum compilation library and framework
  ☆30Updated 6 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆111Updated 3 months ago
• gmeuli / caterpillar
  ☆28Updated 5 years ago
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆167Updated 5 years ago
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆231Updated this week
• msoeken / reversible-sota
  State-of-the-art in reversible logic synthesis
  ☆24Updated 9 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• hkustgz-zhang-lab / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆69Updated this week
• lsils / bill
  C++ header-only reasoning library
  ☆17Updated last year
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆226Updated 2 months ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆32Updated 4 years ago
• rdaly525 / coreir
  ☆104Updated 3 years ago
• pkuzjx / eda-collection
  ☆109Updated 6 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆120Updated 8 months ago
• aziesemer / astran
  ASTRAN - Automatic Synthesis of Transistor Networks
  ☆66Updated 3 years ago
• marcelwa / aigverse
  A Python library for working with logic networks, synthesis, and optimization.
  ☆71Updated this week
• amahzoon / genmul
  ☆19Updated 5 years ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆22Updated 9 months ago
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 6 years ago
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆17Updated 2 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆64Updated 2 years ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆126Updated 2 years ago