panhomyoung / phySATLinks
Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.
☆17Updated 2 years ago
Alternatives and similar repositories for phySAT
Users that are interested in phySAT are comparing it to the libraries listed below
Sorting:
- Awesome machine learning for logic synthesis☆28Updated 3 years ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- ☆18Updated 4 years ago
- ☆12Updated 2 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆21Updated 4 months ago
- ☆15Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- ☆20Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 9 months ago
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- Research paper based on or related to ABC.☆53Updated 3 months ago
- A logic synthesis tool☆82Updated last month
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 9 years ago
- GPU-based logic synthesis tool☆91Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆63Updated last month
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆24Updated 3 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- An advanced circuit-based sat solver☆29Updated 7 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆52Updated 9 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Updated 4 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Updated 4 years ago
- Benchmark Generator for Global Routing☆12Updated 6 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- DATC RDF☆50Updated 5 years ago