panhomyoung / phySAT
Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.
☆15Updated last year
Alternatives and similar repositories for phySAT
Users that are interested in phySAT are comparing it to the libraries listed below
Sorting:
- ☆15Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated last month
- Awesome machine learning for logic synthesis☆26Updated 2 years ago
- ☆11Updated 2 years ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- Research paper based on or related to ABC.☆40Updated 2 weeks ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated 2 weeks ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆58Updated last week
- ☆15Updated last year
- DATC RDF☆50Updated 4 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- GPU-based logic synthesis tool☆81Updated 10 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 5 years ago
- ☆28Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated 8 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆47Updated 4 months ago
- ☆16Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- Logic optimization and technology mapping tool.☆18Updated last year
- ☆22Updated 10 months ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆30Updated 10 months ago
- ☆29Updated last year
- ☆25Updated last year
- This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm☆12Updated 9 months ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago