panhomyoung / phySATLinks
Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.
☆17Updated 2 years ago
Alternatives and similar repositories for phySAT
Users that are interested in phySAT are comparing it to the libraries listed below
Sorting:
- Routing Visualization for Physical Design☆19Updated 6 years ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- ☆12Updated 2 years ago
- ☆17Updated 4 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 5 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 9 months ago
- ☆19Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 9 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆18Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆61Updated 2 weeks ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- Logic optimization and technology mapping tool.☆19Updated last year
- A logic synthesis tool☆81Updated 2 weeks ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆24Updated 3 years ago
- ☆15Updated 2 years ago
- Research paper based on or related to ABC.☆52Updated 2 months ago
- GPU-based logic synthesis tool☆90Updated last month
- An advanced circuit-based sat solver☆29Updated 7 months ago
- DATC RDF☆50Updated 5 years ago
- ☆31Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated 11 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆16Updated 6 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆115Updated 2 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Updated 4 years ago