panhomyoung / phySATLinks
Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.
☆17Updated 2 years ago
Alternatives and similar repositories for phySAT
Users that are interested in phySAT are comparing it to the libraries listed below
Sorting:
- Awesome machine learning for logic synthesis☆30Updated 3 years ago
- Routing Visualization for Physical Design☆20Updated 7 years ago
- ☆19Updated 5 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- ☆13Updated 3 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 10 months ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 9 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- ☆20Updated 3 years ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- ☆16Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Updated 6 years ago
- A logic synthesis tool☆84Updated 5 months ago
- GPU-based logic synthesis tool☆97Updated 2 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆15Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Research paper based on or related to ABC.☆70Updated 3 weeks ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- ☆16Updated 7 years ago
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆22Updated 8 months ago
- DATC RDF☆50Updated 5 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Updated 5 years ago
- ☆30Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Updated 5 years ago