panhomyoung / phySATLinks
Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.
☆16Updated last year
Alternatives and similar repositories for phySAT
Users that are interested in phySAT are comparing it to the libraries listed below
Sorting:
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆20Updated 3 months ago
- ☆11Updated 2 years ago
- ☆15Updated 2 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆16Updated last month
- Logic optimization and technology mapping tool.☆19Updated last year
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- ☆16Updated 4 years ago
- ☆18Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 6 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- A logic synthesis tool☆74Updated last week
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated last year
- DATC RDF☆51Updated 4 years ago
- Pathfinder routing algorithm practice☆15Updated 8 years ago
- A Formal Verification Framework for Chisel☆18Updated last year
- This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm☆15Updated last month
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 5 months ago
- ☆30Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆23Updated 3 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆114Updated 2 years ago
- ☆25Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 9 months ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆14Updated 5 years ago