panhomyoung / phySATLinks
Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.
☆17Updated 2 years ago
Alternatives and similar repositories for phySAT
Users that are interested in phySAT are comparing it to the libraries listed below
Sorting:
- Routing Visualization for Physical Design☆19Updated 6 years ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- ☆13Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 7 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆21Updated 5 months ago
- ☆18Updated 4 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 9 years ago
- ☆16Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated 2 weeks ago
- ☆20Updated 3 years ago
- GPU-based logic synthesis tool☆93Updated 3 months ago
- DATC RDF☆50Updated 5 years ago
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- Research paper based on or related to ABC.☆57Updated last week
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆20Updated 10 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆25Updated 3 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated last year
- A logic synthesis tool☆82Updated 2 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- ☆27Updated last year
- ☆16Updated 7 years ago
- This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm☆18Updated 4 months ago
- A Formal Verification Framework for Chisel☆18Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆54Updated 10 months ago
- ☆10Updated 4 years ago