Alternatives and similar repositories for abc_py:

Users that are interested in abc_py are comparing it to the libraries listed below

• krzhu / abcRL
  MLCAD 2020: Reinforcement for logic optimization sequence exploration
  ☆28Updated 4 years ago
• Chenghao-Yang / awesome-ml4ls
  Awesome machine learning for logic synthesis
  ☆25Updated 2 years ago
• Entropy-xcy / sns
  ☆14Updated 2 years ago
• zshi0616 / DeepGate2
  ☆28Updated last year
• zshi0616 / python-deepgate
  ☆21Updated 6 months ago
• lnis-uofu / ML-Mapper
  ☆9Updated 2 years ago
• cure-lab / DeepGate2
  ☆14Updated last year
• hkust-zhiyao / APPLE
  A circuit-element level explainer to explain machine learning model's prediction on chip layouts.
  ☆17Updated last year
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆39Updated 4 months ago
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆66Updated 4 months ago
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆24Updated this week
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆78Updated 6 months ago
• ABKGroup / TritonRoute-WXL
  ☆26Updated 4 years ago
• cure-lab / DeepGate
  This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".
  ☆20Updated last year
• TimingPredict / Dataset
  Timing prediction dataset download and instructions.
  ☆13Updated last year
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆39Updated this week
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆36Updated 2 months ago
• Yu-Maryland / Verilog-to-PyG
  ☆22Updated 8 months ago
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆35Updated 9 months ago
• Yu-Maryland / Gamora
  Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
  ☆48Updated last week
• laiyao1 / maskplace
  ☆59Updated last year
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest
  ☆29Updated last year
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆16Updated 3 months ago
• panhomyoung / phyLS
  A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…
  ☆21Updated last week
• zslwyuan / AutoCellLibX
  AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining
  ☆12Updated 2 years ago
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆109Updated last month
• gaflach / usizer
  discrete gate sizing
  ☆13Updated 4 years ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆120Updated 3 months ago
• SJTU-ECTL / ALSRAC
  ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
  ☆18Updated 3 weeks ago
• ycunxi / FLowGen-CNNs-DAC18
  ☆15Updated 6 years ago