krzhu / abc_pyLinks
Simple Python interface for ABC
☆23Updated 2 years ago
Alternatives and similar repositories for abc_py
Users that are interested in abc_py are comparing it to the libraries listed below
Sorting:
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆133Updated 2 months ago
- ☆29Updated last year
- ☆12Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆52Updated 3 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- ☆15Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago
- EPFL logic synthesis benchmarks☆213Updated last week
- ☆19Updated 2 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆57Updated 3 years ago
- ☆31Updated last year
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 3 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆33Updated 10 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆155Updated 5 months ago
- ☆23Updated last year
- ☆34Updated 4 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆44Updated 2 weeks ago
- discrete gate sizing☆14Updated 4 years ago
- GPU-based logic synthesis tool☆90Updated 2 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 9 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- ☆61Updated 3 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 8 months ago
- Artificial Netlist Generator☆43Updated last year