krzhu / abc_py
Simple Python interface for ABC
☆23Updated last year
Alternatives and similar repositories for abc_py:
Users that are interested in abc_py are comparing it to the libraries listed below
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- ☆28Updated last year
- ☆11Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆47Updated 7 months ago
- ☆22Updated 10 months ago
- ☆15Updated last year
- ☆15Updated 2 years ago
- Awesome machine learning for logic synthesis☆25Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 7 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆38Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆55Updated this week
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 4 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- ☆25Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- ☆29Updated last year
- GPU-based logic synthesis tool☆81Updated 9 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆22Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆125Updated 7 months ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆37Updated 2 weeks ago
- ☆31Updated 3 years ago
- This is a python repo for flattening Verilog☆16Updated last month
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆53Updated last month
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆24Updated 5 months ago
- The first version of TritonPart☆26Updated last year
- ☆71Updated 5 months ago
- discrete gate sizing☆14Updated 4 years ago