krzhu / abc_pyLinks
Simple Python interface for ABC
☆25Updated 2 years ago
Alternatives and similar repositories for abc_py
Users that are interested in abc_py are comparing it to the libraries listed below
Sorting:
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 5 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆135Updated 3 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆80Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- ☆15Updated 2 years ago
- ☆13Updated 2 years ago
- ☆30Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆54Updated 4 months ago
- EPFL logic synthesis benchmarks☆214Updated 3 weeks ago
- ☆20Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆140Updated 4 months ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- ☆31Updated 2 years ago
- ☆27Updated last year
- GPU-based logic synthesis tool☆92Updated 2 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆68Updated 3 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆24Updated 3 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ☆23Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆114Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- ☆77Updated 4 months ago
- VLSI EDA Global Router☆75Updated 7 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆33Updated 11 months ago