krzhu / abc_py

Related projects ⓘ

Alternatives and complementary repositories for abc_py

• krzhu / abcRL
  MLCAD 2020: Reinforcement for logic optimization sequence exploration
  ☆26Updated 4 years ago
• hkust-zhiyao / RTL-Timer
  Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
  ☆17Updated 4 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆35Updated 2 months ago
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest
  ☆29Updated last year
• hkust-zhiyao / APPLE
  A circuit-element level explainer to explain machine learning model's prediction on chip layouts.
  ☆17Updated last year
• zshi0616 / DeepGate2
  ☆27Updated 11 months ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆68Updated 4 months ago
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆63Updated 2 months ago
• Chenghao-Yang / awesome-ml4ls
  Awesome machine learning for logic synthesis
  ☆24Updated 2 years ago
• cure-lab / DeepGate2
  ☆14Updated last year
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆15Updated last week
• zshi0616 / python-deepgate
  ☆21Updated 4 months ago
• Entropy-xcy / sns
  ☆12Updated 2 years ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆115Updated last month
• Yu-Maryland / Gamora
  Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
  ☆47Updated 2 weeks ago
• gaflach / usizer
  discrete gate sizing
  ☆13Updated 3 years ago
• ABKGroup / TritonRoute-WXL
  ☆25Updated 4 years ago
• alanminko / iwls2022-ls-contest
  Problems and Results of IWLS 2022 Programming Contest
  ☆16Updated 2 years ago
• Yu-Maryland / Verilog-to-PyG
  ☆20Updated 6 months ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆36Updated last month
• TimingPredict / Dataset
  Timing prediction dataset download and instructions.
  ☆13Updated last year
• lnis-uofu / ML-Mapper
  ☆9Updated last year
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆45Updated last month
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆121Updated last year
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆99Updated 4 months ago
• cure-lab / DeepGate
  This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".
  ☆19Updated last year
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆116Updated last month
• ABKGroup / PlacementEssentialReadings
  ☆50Updated 3 years ago
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆128Updated last year
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆33Updated 8 months ago