lydiawunan / LOSTIN
LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models
☆19Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for LOSTIN
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- ☆14Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆40Updated last year
- GNN-RE datasets for circuit recognition☆38Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆19Updated last year
- ☆20Updated 6 months ago
- ☆29Updated last year
- ☆15Updated 3 years ago
- ☆9Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆45Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- ☆12Updated 2 years ago
- Awesome machine learning for logic synthesis☆24Updated 2 years ago
- Approximation-Aware Functional Reverse Engineering using Graph Neural Networks☆9Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 2 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆13Updated 5 months ago
- Artificial Netlist Generator☆33Updated 8 months ago
- ☆45Updated last month
- Simple Python interface for ABC☆23Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆17Updated last year
- ☆27Updated 11 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆15Updated last month
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- GPU-based logic synthesis tool☆68Updated 4 months ago
- ☆28Updated 2 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆58Updated 3 weeks ago
- Problems and Results of IWLS 2022 Programming Contest☆16Updated 2 years ago