lydiawunan / LOSTINLinks
LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models
☆22Updated 3 years ago
Alternatives and similar repositories for LOSTIN
Users that are interested in LOSTIN are comparing it to the libraries listed below
Sorting:
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆54Updated 2 months ago
- ☆15Updated 2 years ago
- ☆24Updated last year
- GNN-RE datasets for circuit recognition☆45Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- ☆17Updated 2 years ago
- ☆11Updated 2 years ago
- Awesome machine learning for logic synthesis☆26Updated 2 years ago
- Artificial Netlist Generator☆39Updated last year
- Simple Python interface for ABC☆23Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 9 months ago
- ☆28Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated last month
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆128Updated 7 months ago
- ☆29Updated last year
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 5 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆19Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- ☆52Updated last week
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆68Updated this week
- ☆16Updated 4 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 9 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago