lydiawunan / LOSTINLinks
LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models
☆26Updated 3 years ago
Alternatives and similar repositories for LOSTIN
Users that are interested in LOSTIN are comparing it to the libraries listed below
Sorting:
- ☆16Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆75Updated 6 months ago
- GNN-RE datasets for circuit recognition☆56Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- ☆29Updated last year
- ☆31Updated 2 years ago
- Artificial Netlist Generator☆46Updated last year
- Awesome machine learning for logic synthesis☆30Updated 3 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆29Updated 5 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 9 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- ☆13Updated 3 years ago
- ☆31Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- ☆20Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated this week
- Simple Python interface for ABC☆26Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆32Updated 9 months ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆115Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆86Updated last year
- GPU-based logic synthesis tool☆97Updated last month
- ☆26Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022☆24Updated 3 years ago