cuddorg / cuddLinks
CUDD Decision Diagram Package
☆147Updated this week
Alternatives and similar repositories for cudd
Users that are interested in cudd are comparing it to the libraries listed below
Sorting:
- Implementation of multi-core (binary) decision diagrams☆80Updated 3 months ago
- Binary Decision Diagrams (BDDs) in pure Python and Cython wrappers of CUDD, Sylvan, and BuDDy☆211Updated last month
- Multi-core Decision Diagram (BDD/LDD) implementation☆44Updated 2 years ago
- Pono: A flexible and extensible SMT-based model checker☆117Updated last week
- SAT Solver SATCH☆120Updated 3 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆63Updated 10 years ago
- Cube-and-Conquer SAT solver☆40Updated 4 months ago
- Reads a state transition system and performs property checking☆88Updated 2 months ago
- ☆35Updated 4 months ago
- The glucose SAT solver☆126Updated 5 months ago
- Open-WBO: state-of-the-art MaxSAT and Pseudo-Boolean solver☆77Updated 2 years ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆136Updated 2 weeks ago
- An advanced header-only exact synthesis library☆29Updated 3 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆31Updated 6 years ago
- Lingeling SAT Solver☆105Updated last year
- ☆14Updated 7 years ago
- Approximate Model Counter☆79Updated last month
- The DRAT-trim proof checker☆67Updated last year
- AIGER And-Inverter-Graph Library☆94Updated 4 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 years ago
- A circuit toolkit☆106Updated 5 years ago
- CaDiCaL SAT Solver☆496Updated this week
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆137Updated last week
- The probSAT SAT Solver☆26Updated 3 years ago
- The opensmt solver☆91Updated this week
- A generic parser and tool package for the BTOR2 format.☆45Updated 2 months ago
- An I/O-efficient implementation of (Binary) Decision Diagrams☆31Updated last week
- The HW-CBMC and EBMC Model Checkers for Verilog☆96Updated this week
- This repository contains the code of Intel(R) SAT Solver (IntelSAT)☆33Updated 8 months ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆49Updated 11 months ago