A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Verification""
☆39Dec 24, 2025Updated 2 months ago
Alternatives and similar repositories for phyLS
Users that are interested in phyLS are comparing it to the libraries listed below
Sorting:
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆25Apr 9, 2025Updated 10 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 3 months ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated last month
- C++ logic network library☆279Sep 30, 2025Updated 5 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- ☆13Dec 31, 2022Updated 3 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- Showcase examples for EPFL logic synthesis libraries☆202Apr 5, 2024Updated last year
- ☆16Oct 9, 2025Updated 4 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- Problems and Results of IWLS 2023 Programming Contest☆16Apr 12, 2025Updated 10 months ago
- C++ header-only exact synthesis library☆17Jan 18, 2023Updated 3 years ago
- A logic synthesis tool☆84Sep 8, 2025Updated 5 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆32Feb 8, 2026Updated 3 weeks ago
- Collection of digital hardware modules & projects (benchmarks)☆84Dec 5, 2025Updated 2 months ago
- SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC☆12Dec 5, 2019Updated 6 years ago
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- iEDA water-drop training initiative☆13Sep 10, 2024Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,124Updated this week
- EPFL logic synthesis benchmarks☆228Nov 18, 2025Updated 3 months ago
- ☆27Jun 25, 2024Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated last month
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11May 2, 2022Updated 3 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆13Sep 14, 2025Updated 5 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆30Apr 23, 2024Updated last year
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆30Sep 19, 2025Updated 5 months ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year