panhomyoung / phyLS
A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Verification""
☆26Updated last week
Alternatives and similar repositories for phyLS:
Users that are interested in phyLS are comparing it to the libraries listed below
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆46Updated 3 months ago
- Research paper based on or related to ABC.☆40Updated last week
- ☆22Updated 10 months ago
- Collection of digital hardware modules & projects (benchmarks)☆55Updated this week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆47Updated 7 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- ☆28Updated last year
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆14Updated 3 years ago
- A logic synthesis tool☆73Updated last month
- Artificial Netlist Generator☆39Updated last year
- The first version of TritonPart☆26Updated last year
- ☆15Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆102Updated last year
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 3 weeks ago
- ☆25Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated last week
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 4 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- ☆30Updated 4 years ago
- ☆18Updated last year
- ☆16Updated 4 years ago
- ☆18Updated 5 months ago
- IDEA project source files☆106Updated 6 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆39Updated 2 months ago
- A high-efficiency hybrid solving CEC algorithm☆11Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆24Updated 10 months ago