panhomyoung / phyLS
A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Verification""
☆25Updated this week
Alternatives and similar repositories for phyLS:
Users that are interested in phyLS are comparing it to the libraries listed below
- Research paper based on or related to ABC.☆28Updated 2 weeks ago
- ☆22Updated 8 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated 2 months ago
- GPU-based logic synthesis tool☆81Updated 7 months ago
- A logic synthesis tool☆72Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆46Updated 3 months ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆15Updated 3 years ago
- ☆28Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆42Updated 5 months ago
- IDEA project source files☆103Updated 4 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆26Updated 5 years ago
- Artificial Netlist Generator☆36Updated 11 months ago
- EPFL logic synthesis benchmarks☆180Updated 6 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆12Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆99Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆17Updated 5 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 2 months ago
- The first version of TritonPart☆24Updated last year
- ☆16Updated 4 years ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆9Updated 3 weeks ago
- Problems and Results of IWLS 2022 Programming Contest☆17Updated 2 years ago
- Logic optimization and technology mapping tool.☆18Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆23Updated 4 months ago
- ☆17Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆83Updated last year
- ☆25Updated 10 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 2 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆123Updated 7 months ago
- C++ header-only exact synthesis library☆16Updated 2 years ago