panhomyoung / phyLS
A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Verification""
☆22Updated last month
Alternatives and similar repositories for phyLS:
Users that are interested in phyLS are comparing it to the libraries listed below
- Research paper based on or related to ABC.☆25Updated this week
- A logic synthesis tool☆72Updated 2 years ago
- ☆22Updated 7 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated last month
- GPU-based logic synthesis tool☆80Updated 7 months ago
- Collection of digital hardware modules & projects (benchmarks)☆41Updated 3 months ago
- ☆28Updated last year
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆13Updated 3 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆25Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆41Updated 5 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆17Updated 4 months ago
- IDEA project source files☆102Updated 3 months ago
- EPFL logic synthesis benchmarks☆174Updated 5 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆113Updated 2 months ago
- ☆15Updated 4 years ago
- The first version of TritonPart☆23Updated last year
- ☆17Updated last year
- ☆14Updated 2 years ago
- Artificial Netlist Generator☆35Updated 11 months ago
- ☆26Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated last month
- ☆38Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆123Updated 7 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆23Updated 3 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated last month
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆12Updated 2 years ago
- Awesome machine learning for logic synthesis☆25Updated 2 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago