panhomyoung / phyLS
A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Verification""
☆25Updated last week
Alternatives and similar repositories for phyLS:
Users that are interested in phyLS are comparing it to the libraries listed below
- Research paper based on or related to ABC.☆32Updated last week
- ☆22Updated 8 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated 2 months ago
- GPU-based logic synthesis tool☆81Updated 8 months ago
- Collection of digital hardware modules & projects (benchmarks)☆49Updated 4 months ago
- A logic synthesis tool☆72Updated 2 years ago
- Artificial Netlist Generator☆37Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆43Updated 6 months ago
- ☆28Updated last year
- ☆29Updated 4 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆12Updated 2 years ago
- The first version of TritonPart☆24Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆25Updated 5 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆14Updated 3 years ago
- IDEA project source files☆104Updated 4 months ago
- ☆10Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆100Updated last year
- EPFL logic synthesis benchmarks☆181Updated 6 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 3 years ago
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 2 months ago
- ☆18Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆31Updated 4 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆17Updated 5 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 3 months ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- ☆30Updated 3 years ago
- ☆15Updated 2 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- DATC RDF☆49Updated 4 years ago