panhomyoung / phyLS
A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Verification""
☆20Updated this week
Related projects ⓘ
Alternatives and complementary repositories for phyLS
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆36Updated last month
- ☆21Updated 4 months ago
- Research paper based on or related to ABC.☆15Updated last week
- GPU-based logic synthesis tool☆68Updated 4 months ago
- A logic synthesis tool☆68Updated 2 years ago
- ☆27Updated 11 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆13Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆33Updated last week
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- IDEA project source files☆98Updated last week
- Artificial Netlist Generator☆33Updated 8 months ago
- ☆25Updated 4 years ago
- Problems and Results of IWLS 2022 Programming Contest☆16Updated 2 years ago
- ☆17Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 4 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated 4 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆23Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 3 weeks ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆11Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆121Updated last year
- ☆10Updated 2 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆58Updated 3 weeks ago
- The first version of TritonPart☆22Updated 10 months ago
- A parallel global router using the Galois framework☆25Updated last year
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago