ispras / hdl-benchmarksLinks
Collection of digital hardware modules & projects (benchmarks)
☆69Updated last week
Alternatives and similar repositories for hdl-benchmarks
Users that are interested in hdl-benchmarks are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 10 months ago
- GPU-based logic synthesis tool☆93Updated this week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆86Updated 6 months ago
- ☆27Updated last year
- ☆25Updated last year
- ☆89Updated 4 months ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆65Updated 6 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆54Updated 10 months ago
- IDEA project source files☆109Updated last month
- A logic synthesis tool☆82Updated 2 months ago
- ☆76Updated 5 months ago
- DATC RDF☆50Updated 5 years ago
- Research paper based on or related to ABC.☆59Updated last week
- ☆40Updated 2 years ago
- The first version of TritonPart☆29Updated last year
- EPFL logic synthesis benchmarks☆216Updated last month
- Artificial Netlist Generator☆44Updated last year
- ☆20Updated 3 years ago
- This is a python repo for flattening Verilog☆20Updated 6 months ago
- ☆107Updated 5 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆35Updated 4 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆160Updated 6 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- Dataset for ML-guided Accelerator Design☆41Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆40Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆136Updated 3 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago