ispras / hdl-benchmarksLinks
Collection of digital hardware modules & projects (benchmarks)
☆59Updated last month
Alternatives and similar repositories for hdl-benchmarks
Users that are interested in hdl-benchmarks are comparing it to the libraries listed below
Sorting:
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆49Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 3 weeks ago
- ☆22Updated last year
- ☆25Updated last year
- ☆38Updated 2 years ago
- The first version of TritonPart☆27Updated last year
- GPU-based logic synthesis tool☆81Updated 11 months ago
- ☆18Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆31Updated 7 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- This is a python repo for flattening Verilog☆18Updated last month
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- DATC RDF☆50Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 5 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated last year
- Dataset for ML-guided Accelerator Design☆37Updated 7 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆28Updated last month
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆55Updated last month
- IDEA project source files☆106Updated 7 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 6 months ago
- ☆28Updated last year
- Artificial Netlist Generator☆39Updated last year
- ☆31Updated 3 years ago
- ☆42Updated 9 months ago
- ☆72Updated last week