ispras / hdl-benchmarksLinks
Collection of digital hardware modules & projects (benchmarks)
☆59Updated 3 weeks ago
Alternatives and similar repositories for hdl-benchmarks
Users that are interested in hdl-benchmarks are comparing it to the libraries listed below
Sorting:
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- ☆22Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated this week
- ☆24Updated last year
- The first version of TritonPart☆26Updated last year
- GPU-based logic synthesis tool☆81Updated 10 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- Dataset for ML-guided Accelerator Design☆37Updated 6 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago
- Research paper based on or related to ABC.☆43Updated last week
- ☆17Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- DATC RDF☆51Updated 4 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 5 months ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆54Updated 3 weeks ago
- Artificial Netlist Generator☆39Updated last year
- ☆38Updated 2 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- EDA physical synthesis optimization kit☆57Updated last year
- IDEA project source files☆106Updated 6 months ago
- ☆31Updated 3 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated 11 months ago
- ☆42Updated 8 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆23Updated 6 months ago