ispras / hdl-benchmarksLinks
Collection of digital hardware modules & projects (benchmarks)
☆65Updated last week
Alternatives and similar repositories for hdl-benchmarks
Users that are interested in hdl-benchmarks are comparing it to the libraries listed below
Sorting:
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- GPU-based logic synthesis tool☆92Updated 2 months ago
- ☆77Updated 4 months ago
- ☆27Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- ☆23Updated last year
- The first version of TritonPart☆29Updated last year
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆64Updated 5 months ago
- ☆88Updated 4 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- DATC RDF☆50Updated 5 years ago
- IDEA project source files☆108Updated last week
- ☆39Updated 2 years ago
- Artificial Netlist Generator☆43Updated last year
- A logic synthesis tool☆82Updated last month
- ☆20Updated 3 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆96Updated 3 months ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 3 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Updated 8 years ago
- EPFL logic synthesis benchmarks☆214Updated 3 weeks ago
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- EDA physical synthesis optimization kit☆62Updated last year
- VLSI EDA Global Router☆75Updated 7 years ago