Collection of digital hardware modules & projects (benchmarks)
☆85Feb 27, 2026Updated last week
Alternatives and similar repositories for hdl-benchmarks
Users that are interested in hdl-benchmarks are comparing it to the libraries listed below
Sorting:
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- EPFL logic synthesis benchmarks☆231Nov 18, 2025Updated 3 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 10 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆67Jan 13, 2025Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- Simple Python interface for ABC☆29May 19, 2023Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,129Feb 27, 2026Updated last week
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- ☆20Oct 27, 2022Updated 3 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆68May 14, 2025Updated 9 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Dec 23, 2024Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- AIGER And-Inverter-Graph Library☆97Feb 17, 2026Updated 2 weeks ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- ☆13Dec 31, 2022Updated 3 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆41Dec 24, 2025Updated 2 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- ☆15May 24, 2023Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Power and Timing Optimization Using MBFF☆20May 28, 2025Updated 9 months ago
- Showcase examples for EPFL logic synthesis libraries☆202Apr 5, 2024Updated last year
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆117May 18, 2023Updated 2 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆15Dec 3, 2021Updated 4 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆37Apr 3, 2025Updated 11 months ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago