Alternatives and similar repositories for hdl-benchmarks:

Users that are interested in hdl-benchmarks are comparing it to the libraries listed below

• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆42Updated last month
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆24Updated 5 years ago
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆49Updated 4 years ago
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 5 years ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆40Updated 4 months ago
• Yu-Maryland / Verilog-to-PyG
  ☆25Updated 9 months ago
• jinwookjungs / lefdef_util
  A LEF/DEF Utility.
  ☆27Updated 5 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆80Updated 7 months ago
• zshi0616 / python-deepgate
  ☆22Updated 7 months ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆98Updated 11 months ago
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆79Updated last month
• ABKGroup / PROBE3.0
  ☆37Updated 10 months ago
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆23Updated last year
• tsung-wei-huang / ece5960-physical-design
  ☆38Updated 2 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆50Updated last year
• lnis-uofu / LSOracle
  IDEA project source files
  ☆102Updated 3 months ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆53Updated 4 years ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆16Updated 4 years ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆46Updated 2 years ago
• IntelLabs / FloorSet
  ☆69Updated 2 months ago
• SJTU-ECTL / ALSRAC
  ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
  ☆19Updated last month
• zslwyuan / AutoCellLibX
  AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining
  ☆12Updated 2 years ago
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆25Updated 3 weeks ago
• pkuzjx / eda-collection
  ☆102Updated 5 years ago
• aolofsson / IDEA
  ☆32Updated 5 years ago
• UT-LCA / ML4Accel-Dataset
  Dataset for ML-guided Accelerator Design
  ☆34Updated 2 months ago
• ABKGroup / PROBE_SMT_AutoCell
  ☆17Updated last year
• ABKGroup / TritonRoute-WXL
  ☆26Updated 4 years ago
• YuanTingHsieh / ITDP
  Incremental Timing-Driven Placement, problem C of ICCAD contest 2015
  ☆13Updated 7 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆38Updated 5 years ago