debjyoti0891 / archeLinks
Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies, with primary focus on ReRAMs.
☆11Updated 5 years ago
Alternatives and similar repositories for arche
Users that are interested in arche are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Updated last year
- ☆30Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Updated 6 years ago
- Optimization results for superconducting electronic (SCE) circuits☆17Updated 2 years ago
- GPU-based logic synthesis tool☆97Updated 2 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Updated 6 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆54Updated last year
- ☆27Updated last year
- This is a python repo for flattening Verilog☆20Updated last month
- ☆42Updated 3 years ago
- This is a repo to store circuit design datasets☆19Updated 2 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated 3 weeks ago
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- ☆13Updated 3 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- ☆18Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- ☆81Updated last month
- Dataset for ML-guided Accelerator Design☆43Updated last year
- ☆95Updated 7 months ago
- ☆59Updated 3 weeks ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- The first version of TritonPart☆31Updated 2 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Updated 3 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- ☆20Updated 3 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆46Updated 7 years ago