debjyoti0891 / archeLinks
Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies, with primary focus on ReRAMs.
☆11Updated 5 years ago
Alternatives and similar repositories for arche
Users that are interested in arche are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Updated 6 years ago
- ☆27Updated last year
- Optimization results for superconducting electronic (SCE) circuits☆17Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Updated last year
- Dataset for ML-guided Accelerator Design☆43Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Updated 6 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Updated 3 years ago
- ☆30Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆54Updated last year
- SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC☆12Updated 6 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆26Updated 4 years ago
- ☆13Updated 3 years ago
- ☆38Updated 2 years ago
- GPU-based logic synthesis tool☆97Updated 2 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆41Updated 8 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- This is a python repo for flattening Verilog☆20Updated last month
- ☆18Updated 4 years ago
- A logic synthesis tool☆84Updated 5 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- ☆31Updated 2 years ago
- DATC RDF☆50Updated 5 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆107Updated 7 months ago
- The first version of TritonPart☆31Updated 2 years ago
- IDEA project source files☆111Updated 3 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Updated 8 years ago