debjyoti0891 / archeLinks
Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies, with primary focus on ReRAMs.
☆11Updated 5 years ago
Alternatives and similar repositories for arche
Users that are interested in arche are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆63Updated last month
- ☆24Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆23Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆52Updated 9 months ago
- Optimization results for superconducting electronic (SCE) circuits☆15Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 4 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- IDEA project source files☆108Updated 2 months ago
- GPU-based logic synthesis tool☆91Updated 2 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆72Updated 4 months ago
- ☆39Updated 2 years ago
- A logic synthesis tool☆82Updated last month
- ☆30Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- The first version of TritonPart☆29Updated last year
- ☆24Updated last week
- ☆12Updated 2 years ago
- SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC☆10Updated 5 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Updated 4 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 10 months ago
- ☆77Updated 4 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆34Updated 4 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆96Updated 3 months ago
- Dataset for ML-guided Accelerator Design☆39Updated 11 months ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆14Updated 5 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 3 months ago