debjyoti0891 / archeLinks
Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies, with primary focus on ReRAMs.
☆11Updated 5 years ago
Alternatives and similar repositories for arche
Users that are interested in arche are comparing it to the libraries listed below
Sorting:
- Optimization results for superconducting electronic (SCE) circuits☆15Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆65Updated 2 weeks ago
- GPU-based logic synthesis tool☆93Updated 3 months ago
- ☆27Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆54Updated 10 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 6 months ago
- ☆25Updated last year
- SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC☆10Updated 5 years ago
- A logic synthesis tool☆82Updated 2 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- The first version of TritonPart☆29Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- Dataset for ML-guided Accelerator Design☆39Updated 11 months ago
- ☆13Updated 2 years ago
- ☆54Updated 5 months ago
- ☆16Updated 3 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆73Updated 2 weeks ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆106Updated last year
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- ☆77Updated 4 months ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆14Updated 5 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆35Updated 2 years ago
- IDEA project source files☆108Updated 3 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 7 months ago
- ☆18Updated 4 years ago
- C++ header-only exact synthesis library☆18Updated 2 years ago