santoshsmalagi / Benchmarks

Related projects ⓘ

Alternatives and complementary repositories for Benchmarks

• ABKGroup / PROBE_SMT_AutoCell
  ☆17Updated last year
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆69Updated 4 months ago
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆23Updated 4 years ago
• panhomyoung / phyLS
  A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…
  ☆20Updated this week
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆33Updated last week
• lnis-uofu / LSOracle
  IDEA project source files
  ☆98Updated 2 weeks ago
• zshi0616 / python-deepgate
  ☆21Updated 5 months ago
• IntelLabs / FloorSet
  ☆53Updated last month
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 4 years ago
• bluesceada / iscas89_hl_verilog
  Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")
  ☆13Updated 2 years ago
• hkust-zhiyao / APPLE
  A circuit-element level explainer to explain machine learning model's prediction on chip layouts.
  ☆17Updated last year
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆52Updated 4 years ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆166Updated 2 months ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆97Updated 8 months ago
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆33Updated 8 months ago
• ABKGroup / PROBE3.0
  ☆36Updated 7 months ago
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆48Updated 4 years ago
• ABKGroup / TritonRoute-WXL
  ☆26Updated 4 years ago
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆76Updated 3 weeks ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆80Updated 3 years ago
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest
  ☆29Updated last year
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆35Updated 2 months ago
• Yu-Maryland / Verilog-to-PyG
  ☆20Updated 7 months ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆46Updated last year
• jinwookjungs / lefdef_util
  A LEF/DEF Utility.
  ☆27Updated 5 years ago
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆99Updated this week
• ABKGroup / RosettaStone
  ☆22Updated 2 years ago
• Centre-for-Hardware-Security / asap7_reference_design
  reference block design for the ASAP7nm library in Cadence Innovus
  ☆32Updated 5 months ago
• nbulsi / also
  A logic synthesis tool
  ☆68Updated 2 years ago
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆123Updated last year