santoshsmalagi / BenchmarksLinks
A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
☆58Updated 10 months ago
Alternatives and similar repositories for Benchmarks
Users that are interested in Benchmarks are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆69Updated last week
- ☆25Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆35Updated 4 months ago
- Artificial Netlist Generator☆44Updated last year
- EPFL logic synthesis benchmarks☆216Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆65Updated 6 months ago
- ☆26Updated 4 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆15Updated 3 years ago
- ☆89Updated 4 months ago
- A logic synthesis tool☆82Updated 2 months ago
- Research paper based on or related to ABC.☆59Updated last week
- GPU-based logic synthesis tool☆93Updated this week
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆136Updated 3 months ago
- ☆62Updated 2 weeks ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆97Updated 4 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- ☆49Updated last year
- IDEA project source files☆109Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- ☆93Updated this week
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆186Updated 6 months ago
- ☆76Updated 5 months ago
- ☆27Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆86Updated 6 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆82Updated last year
- Machine Generated Analog IC Layout☆259Updated last year
- ☆31Updated 3 years ago