A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
☆82Apr 30, 2026Updated 3 months ago
Alternatives and similar repositories for Benchmarks
Users that are interested in Benchmarks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆17Dec 3, 2021Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆33Jan 17, 2020Updated 6 years ago
- Collection of digital hardware modules & projects (benchmarks)☆107Feb 27, 2026Updated 5 months ago
- EPFL logic synthesis benchmarks☆262Updated this week
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆73May 14, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆30Jun 25, 2024Updated 2 years ago
- ☆38Sep 30, 2025Updated 10 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆151Jul 23, 2025Updated last year
- ☆10Dec 12, 2023Updated 2 years ago
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆31Oct 17, 2020Updated 5 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆76May 29, 2025Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆48May 29, 2025Updated last year
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of local search-based algorithms for solving SAT and Max-SAT in Python☆13Dec 6, 2020Updated 5 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆44Jul 17, 2024Updated 2 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆122May 18, 2023Updated 3 years ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆95May 7, 2024Updated 2 years ago
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 4 years ago
- ☆37Dec 2, 2023Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Official code for DeepGate4☆15Jun 25, 2026Updated last month
- AIGER And-Inverter-Graph Library☆105Feb 17, 2026Updated 5 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,213Updated this week
- ☆14Dec 31, 2022Updated 3 years ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆16Feb 22, 2026Updated 5 months ago
- Optimization results for superconducting electronic (SCE) circuits☆19Dec 5, 2023Updated 2 years ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆17Jul 21, 2025Updated last year
- ☆36Jul 3, 2026Updated last month
- A logic synthesis tool☆90Aug 8, 2026Updated last week
- ☆21Oct 27, 2022Updated 3 years ago
- Simple Python interface for ABC☆28May 19, 2023Updated 3 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 7 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆124Jul 22, 2026Updated 3 weeks ago