santoshsmalagi / BenchmarksLinks
A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
☆55Updated 7 months ago
Alternatives and similar repositories for Benchmarks
Users that are interested in Benchmarks are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- EPFL logic synthesis benchmarks☆208Updated last month
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- ☆22Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆32Updated last month
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆14Updated 3 years ago
- GPU-based logic synthesis tool☆90Updated 2 weeks ago
- IDEA project source files☆108Updated 2 weeks ago
- A logic synthesis tool☆78Updated last month
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆59Updated 3 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆25Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Artificial Netlist Generator☆40Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 3 months ago
- ☆85Updated 2 months ago
- ☆53Updated 2 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆47Updated 2 months ago
- ☆74Updated 2 months ago
- ☆23Updated 9 months ago
- DATC RDF☆50Updated 5 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆45Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆135Updated 2 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Updated 7 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago