A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
☆86Apr 30, 2026Updated 6 months ago
Alternatives and similar repositories for Benchmarks
Users that are interested in Benchmarks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆18Dec 3, 2021Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆113Feb 27, 2026Updated 8 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆34Jan 17, 2020Updated 6 years ago
- EPFL logic synthesis benchmarks☆273Aug 13, 2026Updated 2 months ago
- ☆30Jun 25, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆76May 14, 2025Updated last year
- ☆13Jan 10, 2025Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆153Jul 23, 2025Updated last year
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- ☆14Dec 31, 2022Updated 3 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆124May 18, 2023Updated 3 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆31Oct 17, 2020Updated 6 years ago
- ☆10Dec 12, 2023Updated 2 years ago
- ☆44Sep 30, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆96May 7, 2024Updated 2 years ago
- ☆36Dec 2, 2023Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆83May 29, 2025Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆54May 29, 2025Updated last year
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 3 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆42Aug 15, 2025Updated last year
- Implementation of local search-based algorithms for solving SAT and Max-SAT in Python☆13Dec 6, 2020Updated 5 years ago
- Implementation of Our ISPD'19 Paper: Graceful Register Clustering by Effective Mean Shift Algorithm for Power and Timing Balancing☆13Feb 16, 2026Updated 8 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆46Jul 17, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SMT Attack☆23Mar 5, 2021Updated 5 years ago
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 4 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,251Updated this week
- AIGER And-Inverter-Graph Library☆107Feb 17, 2026Updated 8 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Simple Python interface for ABC☆28May 19, 2023Updated 3 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Official code for DeepGate4☆16Updated this week
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆123Jul 2, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆37Jun 17, 2026Updated 4 months ago
- GNN-RE datasets for circuit recognition☆63May 16, 2023Updated 3 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- ☆17Jul 21, 2025Updated last year
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- Optimization results for superconducting electronic (SCE) circuits☆19Dec 5, 2023Updated 2 years ago