Alternatives and similar repositories for Benchmarks:

Users that are interested in Benchmarks are comparing it to the libraries listed below

• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆48Updated 4 months ago
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆25Updated 5 years ago
• panhomyoung / phyLS
  A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…
  ☆25Updated last week
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆31Updated last week
• zshi0616 / python-deepgate
  ☆22Updated 8 months ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆81Updated 8 months ago
• zslwyuan / AutoCellLibX
  AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining
  ☆12Updated 2 years ago
• bluesceada / iscas89_hl_verilog
  Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")
  ☆14Updated 3 years ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆43Updated 6 months ago
• ABKGroup / PROBE3.0
  ☆41Updated 11 months ago
• nbulsi / also
  A logic synthesis tool
  ☆72Updated 2 years ago
• cad-polito-it / I99T
  ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino
  ☆52Updated last year
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆79Updated 2 months ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆104Updated 4 months ago
• The-OpenROAD-Project / asap7
  ☆138Updated last week
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆100Updated last year
• Yu-Maryland / Verilog-to-PyG
  ☆25Updated 11 months ago
• tsung-wei-huang / ece5960-physical-design
  ☆38Updated 2 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆50Updated last year
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆36Updated last year
• IntelLabs / FloorSet
  ☆70Updated 3 months ago
• Ravenslofty / librecell
  ☆20Updated 3 years ago
• spider-tronix / Standard-Cell-Characterization
  Open Source tool to build liberty files and for Characterizing Standard Cells.
  ☆25Updated 4 years ago
• ABKGroup / PROBE_SMT_AutoCell
  ☆17Updated last year
• SJTU-ECTL / ALSRAC
  ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
  ☆19Updated 3 months ago
• parallaxsw / OpenSTA
  ☆62Updated this week
• YuanTingHsieh / ITDP
  Incremental Timing-Driven Placement, problem C of ICCAD contest 2015
  ☆13Updated 7 years ago
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆24Updated last year
• zshi0616 / DeepGate2
  ☆28Updated last year
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆46Updated 2 years ago