Alternatives and similar repositories for Benchmarks:

Users that are interested in Benchmarks are comparing it to the libraries listed below

• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆41Updated 3 months ago
• zshi0616 / python-deepgate
  ☆22Updated 7 months ago
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆25Updated 5 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆80Updated 7 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆41Updated 5 months ago
• panhomyoung / phyLS
  A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…
  ☆22Updated last month
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆25Updated this week
• ABKGroup / PROBE3.0
  ☆37Updated 10 months ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆174Updated 5 months ago
• SJTU-ECTL / ALSRAC
  ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
  ☆19Updated last month
• nbulsi / also
  A logic synthesis tool
  ☆72Updated 2 years ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆98Updated 11 months ago
• zshi0616 / DeepGate2
  ☆28Updated last year
• ABKGroup / TritonRoute-WXL
  ☆26Updated 4 years ago
• ABKGroup / PROBE_SMT_AutoCell
  ☆17Updated last year
• IntelLabs / FloorSet
  ☆69Updated 2 months ago
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆35Updated 11 months ago
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆79Updated last month
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆23Updated last year
• zslwyuan / AutoCellLibX
  AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining
  ☆12Updated 2 years ago
• tsung-wei-huang / ece5960-physical-design
  ☆38Updated 2 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆102Updated 3 months ago
• NTU-LaDS-II / FAN_ATPG
  FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
  ☆82Updated last year
• YuanTingHsieh / ITDP
  Incremental Timing-Driven Placement, problem C of ICCAD contest 2015
  ☆13Updated 7 years ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆23Updated 3 months ago
• Yu-Maryland / Verilog-to-PyG
  ☆25Updated 9 months ago
• bluesceada / iscas89_hl_verilog
  Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")
  ☆13Updated 3 years ago
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 5 years ago
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆113Updated 2 months ago
• Entropy-xcy / sns
  ☆14Updated 2 years ago