santoshsmalagi / BenchmarksLinks
A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
☆56Updated 8 months ago
Alternatives and similar repositories for Benchmarks
Users that are interested in Benchmarks are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆61Updated last week
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆32Updated 2 months ago
- EPFL logic synthesis benchmarks☆210Updated 2 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆23Updated last year
- ☆86Updated 2 months ago
- A logic synthesis tool☆80Updated last week
- GPU-based logic synthesis tool☆90Updated last month
- IDEA project source files☆108Updated last month
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆60Updated 4 months ago
- Artificial Netlist Generator☆42Updated last year
- ☆25Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆14Updated 3 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆17Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆177Updated 3 months ago
- ☆23Updated 10 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆155Updated 4 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Research paper based on or related to ABC.☆52Updated 2 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆94Updated 2 months ago
- ☆77Updated 3 months ago
- DATC RDF☆50Updated 5 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆52Updated 3 months ago
- ☆57Updated this week