A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
☆74Apr 30, 2026Updated 3 weeks ago
Alternatives and similar repositories for Benchmarks
Users that are interested in Benchmarks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆17Dec 3, 2021Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆32Jan 17, 2020Updated 6 years ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆72May 14, 2025Updated last year
- EPFL logic synthesis benchmarks☆252May 6, 2026Updated 2 weeks ago
- Collection of digital hardware modules & projects (benchmarks)☆99Feb 27, 2026Updated 3 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 3 years ago
- ☆29Jun 25, 2024Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆30Oct 17, 2020Updated 5 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆149Jul 23, 2025Updated 10 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆72May 29, 2025Updated 11 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 8 years ago
- ☆17May 24, 2023Updated 3 years ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆32Sep 19, 2025Updated 8 months ago
- ☆21Oct 27, 2022Updated 3 years ago
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- Providing examples on how to setup and use xschem, ngspice, and gaw, to do analog IC design☆15Jul 6, 2025Updated 10 months ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆118May 18, 2023Updated 3 years ago
- ☆10Dec 12, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆25May 11, 2026Updated 2 weeks ago
- ☆14Jun 12, 2024Updated last year
- ☆14Oct 8, 2024Updated last year
- Combinational ATPG generator based on D-Algorithm☆16Nov 25, 2020Updated 5 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆29Dec 16, 2020Updated 5 years ago
- AIGER And-Inverter-Graph Library☆102Feb 17, 2026Updated 3 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆111Jul 2, 2025Updated 10 months ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,171May 18, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 9 years ago
- ☆34Dec 2, 2023Updated 2 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- ☆19Jul 2, 2024Updated last year
- ☆17Jul 16, 2020Updated 5 years ago
- ☆19Dec 21, 2020Updated 5 years ago