lsils / percy

Related projects ⓘ

Alternatives and complementary repositories for percy

• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆35Updated 4 months ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆23Updated last year
• lsils / bill
  C++ header-only reasoning library
  ☆11Updated 4 months ago
• alanminko / iwls2022-ls-contest
  Problems and Results of IWLS 2022 Programming Contest
  ☆16Updated 2 years ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆14Updated 8 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆98Updated last week
• panhomyoung / phyLS
  A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…
  ☆20Updated this week
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆11Updated 11 months ago
• nbulsi / also
  A logic synthesis tool
  ☆68Updated 2 years ago
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆23Updated 4 years ago
• amahzoon / genmul
  ☆14Updated 3 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆68Updated 4 months ago
• IntelLabs / FloorSet
  ☆50Updated 3 weeks ago
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 4 years ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆33Updated last week
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆30Updated 4 years ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆36Updated last month
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆184Updated 7 months ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆15Updated last month
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆96Updated 4 years ago
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆48Updated 4 years ago
• ABKGroup / RosettaStone
  ☆22Updated 2 years ago
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆15Updated last week
• msoeken / kitty
  C++ truth table library
  ☆51Updated 7 months ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆25Updated 4 months ago
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆75Updated 3 weeks ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆16Updated 4 years ago
• tsung-wei-huang / ece5960-physical-design
  ☆36Updated last year
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆50Updated last year