lsils / percyLinks
C++ header-only exact synthesis library
☆18Updated 2 years ago
Alternatives and similar repositories for percy
Users that are interested in percy are comparing it to the libraries listed below
Sorting:
- IDEA project source files☆108Updated last month
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- A logic synthesis tool☆81Updated last week
- Collection of digital hardware modules & projects (benchmarks)☆61Updated last week
- Showcase examples for EPFL logic synthesis libraries☆196Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 10 months ago
- GPU-based logic synthesis tool☆90Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- An advanced header-only exact synthesis library☆27Updated 2 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- ☆105Updated 5 years ago
- ☆44Updated 5 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 5 months ago
- ☆33Updated 5 years ago
- Optimization results for superconducting electronic (SCE) circuits☆14Updated last year
- ☆17Updated 4 years ago
- EDA physical synthesis optimization kit☆61Updated last year
- Research paper based on or related to ABC.☆52Updated 2 months ago
- ☆24Updated last year
- C++ logic network library☆250Updated last month
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆56Updated 8 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- DATC RDF☆50Updated 5 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- ☆86Updated 3 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 2 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago