lsils / percyLinks
C++ header-only exact synthesis library
☆18Updated 3 years ago
Alternatives and similar repositories for percy
Users that are interested in percy are comparing it to the libraries listed below
Sorting:
- IDEA project source files☆111Updated 3 months ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆39Updated last year
- A logic synthesis tool☆84Updated 4 months ago
- Showcase examples for EPFL logic synthesis libraries☆202Updated last year
- An advanced header-only exact synthesis library☆30Updated 3 years ago
- ☆109Updated 6 years ago
- C++ logic network library☆273Updated 3 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆77Updated last month
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 6 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- ☆33Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- OpenDesign Flow Database☆17Updated 7 years ago
- GPU-based logic synthesis tool☆97Updated last month
- DATC Robust Design Flow.☆36Updated 6 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- ☆49Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆105Updated 6 months ago
- DATC RDF☆50Updated 5 years ago
- Optimization results for superconducting electronic (SCE) circuits☆17Updated 2 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 7 months ago
- Tools for working with circuits as graphs in python☆126Updated 2 years ago
- ☆44Updated 5 years ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Updated 3 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Updated 8 years ago