scale-lab / BACSLinks
Benchmarks for Approximate Circuit Synthesis
☆17Updated 5 years ago
Alternatives and similar repositories for BACS
Users that are interested in BACS are comparing it to the libraries listed below
Sorting:
- ☆30Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- ☆59Updated 2 weeks ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- ☆20Updated 3 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- DATC RDF☆50Updated 5 years ago
- ☆31Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- This is a python repo for flattening Verilog☆20Updated last month
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Updated 3 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- ☆27Updated last year
- ☆19Updated 5 years ago
- Dataset for ML-guided Accelerator Design☆43Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- ☆97Updated 7 months ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- GPU-based logic synthesis tool☆97Updated 2 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 9 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆30Updated 6 years ago
- ☆65Updated 9 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 6 months ago
- ☆79Updated last month
- ☆26Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆29Updated 5 years ago