scale-lab / BACSLinks
Benchmarks for Approximate Circuit Synthesis
☆17Updated 5 years ago
Alternatives and similar repositories for BACS
Users that are interested in BACS are comparing it to the libraries listed below
Sorting:
- ☆24Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆61Updated this week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated 3 months ago
- ☆23Updated last year
- ☆53Updated 3 months ago
- ☆19Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last month
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 8 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 8 months ago
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆52Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- DATC RDF☆50Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- GPU-based logic synthesis tool☆90Updated last month
- ☆17Updated 4 years ago
- ☆31Updated last year
- Dataset for ML-guided Accelerator Design☆38Updated 9 months ago
- Logic optimization and technology mapping tool.☆19Updated last year
- ☆77Updated 3 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 5 months ago
- ☆91Updated 2 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- ☆86Updated 2 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆94Updated 2 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 11 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆56Updated 8 months ago