NYU-MLDA / OpenABC
OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph level prediction problems in chip design.
☆123Updated 4 months ago
Alternatives and similar repositories for OpenABC:
Users that are interested in OpenABC are comparing it to the libraries listed below
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆135Updated this week
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆113Updated 2 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆44Updated last year
- ☆74Updated 3 weeks ago
- ☆28Updated last year
- Artificial Netlist Generator☆35Updated 11 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 5 months ago
- EPFL logic synthesis benchmarks☆174Updated 5 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆61Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆41Updated 5 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆142Updated 8 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 11 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated last month
- ☆22Updated 7 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated last year
- GPU-based logic synthesis tool☆80Updated 7 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated last month
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆244Updated 3 months ago
- IDEA project source files☆102Updated 3 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆150Updated last month
- Rsyn – An Extensible Physical Synthesis Framework☆123Updated 7 months ago
- ☆26Updated 4 years ago
- ☆69Updated 2 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- An open-source benchmark for generating design RTL with natural language☆86Updated 3 months ago
- ☆29Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆34Updated last month
- DATC RDF☆49Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago