NYU-MLDA / OpenABC
OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph level prediction problems in chip design.
☆125Updated 6 months ago
Alternatives and similar repositories for OpenABC:
Users that are interested in OpenABC are comparing it to the libraries listed below
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆121Updated 4 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 8 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆38Updated 2 months ago
- Artificial Netlist Generator☆39Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆53Updated last month
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆140Updated 2 weeks ago
- EPFL logic synthesis benchmarks☆187Updated 8 months ago
- ☆79Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆133Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆46Updated 3 months ago
- Collection of digital hardware modules & projects (benchmarks)☆55Updated this week
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆262Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆102Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆147Updated 10 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆37Updated 2 weeks ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆46Updated 7 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆67Updated 6 months ago
- ☆28Updated last year
- GPU-based logic synthesis tool☆81Updated 9 months ago
- ☆29Updated last year
- ☆55Updated last month
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆37Updated 6 months ago
- The first version of TritonPart☆26Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆46Updated 3 months ago
- ☆52Updated 7 months ago
- Timing prediction dataset download and instructions.☆15Updated last year
- GNN-RE datasets for circuit recognition☆45Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆157Updated 4 months ago
- ☆54Updated 4 years ago