NYU-MLDA / OpenABC
OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph level prediction problems in chip design.
☆107Updated last month
Related projects: ⓘ
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆58Updated 3 weeks ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆25Updated 3 years ago
- Artificial Netlist Generator☆29Updated 6 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆92Updated 2 months ago
- EPFL logic synthesis benchmarks☆159Updated 3 weeks ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆118Updated 3 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆37Updated last year
- ☆45Updated 3 years ago
- GPU-based logic synthesis tool☆65Updated 2 months ago
- ☆24Updated 9 months ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆100Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆107Updated 3 months ago
- ☆29Updated 11 months ago
- ☆39Updated 2 months ago
- GNN-RE datasets for circuit recognition☆37Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆54Updated 5 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆45Updated 2 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆28Updated 3 months ago
- ☆18Updated 2 months ago
- Simple Python interface for ABC☆21Updated last year
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated 10 months ago
- ☆18Updated 4 months ago
- ☆67Updated 8 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆118Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆17Updated 2 years ago
- ☆114Updated 2 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆96Updated 6 months ago
- IDEA project source files☆93Updated 2 weeks ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆219Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆43Updated 3 months ago