jpsety / verilog_benchmark_circuitsLinks
EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
☆28Updated 5 years ago
Alternatives and similar repositories for verilog_benchmark_circuits
Users that are interested in verilog_benchmark_circuits are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 8 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last month
- IDEA project source files☆109Updated last month
- A logic synthesis tool☆81Updated last month
- EDA physical synthesis optimization kit☆62Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆95Updated 3 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- EPFL logic synthesis benchmarks☆213Updated last week
- DATC RDF☆50Updated 5 years ago
- ☆23Updated last year
- ☆25Updated last year
- Logic optimization and technology mapping tool.☆19Updated last year
- ☆77Updated 3 months ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆61Updated 4 months ago
- ☆18Updated 4 years ago
- ☆87Updated 3 months ago
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆14Updated 3 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- GPU-based logic synthesis tool☆90Updated 2 months ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆82Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆17Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆105Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- Open Source Detailed Placement engine☆39Updated 5 years ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year