jpsety / verilog_benchmark_circuits
EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
☆26Updated 5 years ago
Alternatives and similar repositories for verilog_benchmark_circuits:
Users that are interested in verilog_benchmark_circuits are comparing it to the libraries listed below
- Collection of digital hardware modules & projects (benchmarks)☆55Updated this week
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆45Updated 3 months ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆14Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆46Updated 7 months ago
- ☆22Updated 10 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last week
- IDEA project source files☆106Updated 5 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆41Updated 10 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆33Updated 3 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆81Updated last year
- A logic synthesis tool☆73Updated 3 weeks ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆86Updated last year
- DATC RDF☆50Updated 4 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 4 months ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated this week
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆27Updated 6 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- ☆67Updated this week
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated 3 weeks ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆102Updated last year
- ☆155Updated last month
- ☆23Updated 4 years ago
- ☆43Updated last year
- ☆15Updated 2 years ago
- Research paper based on or related to ABC.☆36Updated this week
- ☆25Updated last year