jpsety / verilog_benchmark_circuitsLinks
EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
☆27Updated 5 years ago
Alternatives and similar repositories for verilog_benchmark_circuits
Users that are interested in verilog_benchmark_circuits are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆14Updated 3 years ago
- DATC RDF☆50Updated 4 years ago
- IDEA project source files☆106Updated 6 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- EDA physical synthesis optimization kit☆57Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated 11 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- ☆24Updated last year
- ☆22Updated 11 months ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- ☆44Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 6 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆24Updated 4 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- The first version of TritonPart☆26Updated last year
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆54Updated 3 weeks ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆42Updated 8 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 5 months ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆10Updated 2 weeks ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆34Updated 4 months ago