jpsety / verilog_benchmark_circuitsView external linksLinks
EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
☆31Jan 17, 2020Updated 6 years ago
Alternatives and similar repositories for verilog_benchmark_circuits
Users that are interested in verilog_benchmark_circuits are comparing it to the libraries listed below
Sorting:
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆15Dec 3, 2021Updated 4 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆62Jan 13, 2025Updated last year
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- EPFL logic synthesis benchmarks☆227Nov 18, 2025Updated 2 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Apr 9, 2025Updated 10 months ago
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 4 years ago
- ☆13Dec 31, 2022Updated 3 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- ☆16May 24, 2023Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆84Dec 5, 2025Updated 2 months ago
- ☆31Dec 2, 2023Updated 2 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Problems and Results of IWLS 2023 Programming Contest☆16Apr 12, 2025Updated 10 months ago
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Lock circuitgraphs using various logic locking techniques☆10May 2, 2023Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Jan 8, 2025Updated last year
- SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC☆12Dec 5, 2019Updated 6 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- ☆27Jun 25, 2024Updated last year
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- BuDDy BDD package (with CMake support)☆15May 7, 2024Updated last year
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 10 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Jul 12, 2023Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆13Sep 14, 2025Updated 4 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆22May 24, 2025Updated 8 months ago
- Optimization results for superconducting electronic (SCE) circuits☆18Dec 5, 2023Updated 2 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆31Feb 3, 2026Updated last week
- Simple Python interface for ABC☆27May 19, 2023Updated 2 years ago
- A logic synthesis tool☆84Sep 8, 2025Updated 5 months ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- AIGER And-Inverter-Graph Library☆97Jan 8, 2026Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66May 29, 2025Updated 8 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 8 months ago