jpsety / verilog_benchmark_circuitsLinks
EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
☆28Updated 5 years ago
Alternatives and similar repositories for verilog_benchmark_circuits
Users that are interested in verilog_benchmark_circuits are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆61Updated last week
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆56Updated 8 months ago
- A logic synthesis tool☆80Updated last week
- IDEA project source files☆108Updated last month
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆14Updated 3 years ago
- GPU-based logic synthesis tool☆90Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- DATC RDF☆50Updated 5 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆60Updated 4 months ago
- EPFL logic synthesis benchmarks☆210Updated 2 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆94Updated 2 months ago
- ☆24Updated last year
- ☆23Updated last year
- EDA physical synthesis optimization kit☆61Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 2 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last month
- ☆86Updated 2 months ago
- ☆77Updated 3 months ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- ☆105Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- ☆187Updated 6 months ago
- Logic optimization and technology mapping tool.☆19Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆17Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆17Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆184Updated 5 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 5 months ago