jpsety / verilog_benchmark_circuitsLinks
EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
☆28Updated 5 years ago
Alternatives and similar repositories for verilog_benchmark_circuits
Users that are interested in verilog_benchmark_circuits are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆55Updated 7 months ago
- IDEA project source files☆108Updated 2 weeks ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated 2 weeks ago
- A logic synthesis tool☆78Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 3 months ago
- ☆24Updated last year
- GPU-based logic synthesis tool☆90Updated 2 weeks ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- ☆22Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 3 months ago
- ☆105Updated 5 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆14Updated 3 years ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆93Updated last month
- EDA physical synthesis optimization kit☆60Updated last year
- ☆74Updated 2 months ago
- Logic optimization and technology mapping tool.☆19Updated last year
- ☆85Updated 2 months ago
- DATC RDF☆50Updated 5 years ago
- This is a python repo for flattening Verilog☆19Updated 3 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆32Updated last month
- ☆181Updated 5 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- EPFL logic synthesis benchmarks☆208Updated last month
- DATC Robust Design Flow.☆36Updated 5 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆50Updated last year
- ☆39Updated 2 years ago