jpsety / verilog_benchmark_circuits
EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
☆25Updated 5 years ago
Alternatives and similar repositories for verilog_benchmark_circuits:
Users that are interested in verilog_benchmark_circuits are comparing it to the libraries listed below
- Collection of digital hardware modules & projects (benchmarks)☆49Updated 4 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated 2 months ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆14Updated 3 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆25Updated last week
- ☆22Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆43Updated 6 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- IDEA project source files☆104Updated 4 months ago
- GPU-based logic synthesis tool☆81Updated 8 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 3 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆39Updated 8 months ago
- A logic synthesis tool☆72Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 2 months ago
- C++ header-only exact synthesis library☆16Updated 2 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆31Updated last month
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆12Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆76Updated 11 months ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆52Updated last year
- EDA physical synthesis optimization kit☆50Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆84Updated last year
- DATC RDF☆49Updated 4 years ago
- ☆41Updated 11 months ago
- ☆25Updated 11 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆100Updated last year
- ☆41Updated 6 months ago
- ☆62Updated this week
- The first version of TritonPart☆24Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago