hkustgz-zhang-lab / ABCPaperCheckLinks
Research paper based on or related to ABC.
☆70Updated 2 weeks ago
Alternatives and similar repositories for ABCPaperCheck
Users that are interested in ABCPaperCheck are comparing it to the libraries listed below
Sorting:
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated last month
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆79Updated last month
- EPFL logic synthesis benchmarks☆226Updated 2 months ago
- ☆27Updated last year
- GPU-based logic synthesis tool☆97Updated 2 months ago
- A logic synthesis tool☆85Updated 4 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 9 months ago
- ☆19Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- C++ logic network library☆274Updated 4 months ago
- ☆31Updated 2 years ago
- Problems and Results of IWLS 2022 Programming Contest☆21Updated 9 months ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- AIGER And-Inverter-Graph Library☆97Updated 3 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- IDEA project source files☆111Updated 3 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Updated 3 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- ☆30Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 6 years ago
- Awesome machine learning for logic synthesis☆30Updated 3 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆39Updated 8 months ago
- Showcase examples for EPFL logic synthesis libraries☆202Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- Artificial Netlist Generator☆46Updated last year