hkustgz-zhang-lab / ABCPaperCheckView external linksLinks
Research paper based on or related to ABC.
☆70Jan 19, 2026Updated 3 weeks ago
Alternatives and similar repositories for ABCPaperCheck
Users that are interested in ABCPaperCheck are comparing it to the libraries listed below
Sorting:
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Apr 9, 2025Updated 10 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- ☆13Dec 31, 2022Updated 3 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆25Jan 7, 2026Updated last month
- AIGER And-Inverter-Graph Library☆97Jan 8, 2026Updated last month
- ☆19Dec 21, 2020Updated 5 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Dec 24, 2025Updated last month
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated last month
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 7 months ago
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 2 months ago
- C++ logic network library☆275Sep 30, 2025Updated 4 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 6 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 3 months ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- ☆14Oct 8, 2024Updated last year
- EPFL logic synthesis benchmarks☆227Nov 18, 2025Updated 2 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,118Updated this week
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆32Jan 25, 2026Updated 2 weeks ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆41May 29, 2025Updated 8 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- ☆27Jun 25, 2024Updated last year
- Hardware Formal Verification Tool☆87Updated this week
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated last month
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- Showcase examples for EPFL logic synthesis libraries☆202Apr 5, 2024Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆27Jun 23, 2025Updated 7 months ago
- IDEA project source files☆111Oct 15, 2025Updated 3 months ago
- ☆44May 18, 2024Updated last year
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- Problems and Results of IWLS 2023 Programming Contest☆16Apr 12, 2025Updated 10 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 5 months ago