hkustgz-zhang-lab / ABCPaperCheckLinks
Research paper based on or related to ABC.
☆59Updated this week
Alternatives and similar repositories for ABCPaperCheck
Users that are interested in ABCPaperCheck are comparing it to the libraries listed below
Sorting:
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆38Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 3 months ago
- Collection of digital hardware modules & projects (benchmarks)☆68Updated 3 weeks ago
- A logic synthesis tool☆82Updated 2 months ago
- ☆25Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 7 months ago
- ☆18Updated 4 years ago
- EPFL logic synthesis benchmarks☆214Updated last month
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 10 months ago
- GPU-based logic synthesis tool☆93Updated 3 months ago
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- ☆31Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆40Updated last year
- AIGER And-Inverter-Graph Library☆91Updated 3 months ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 7 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆20Updated 10 months ago
- ☆41Updated last year
- ☆27Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Updated 3 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆54Updated 10 months ago
- ☆24Updated last month
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆34Updated 5 months ago
- C++ logic network library☆262Updated last month
- IDEA project source files☆108Updated 3 weeks ago
- ☆20Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆106Updated last year