nbulsi / alsoLinks
A logic synthesis tool
☆82Updated 2 months ago
Alternatives and similar repositories for also
Users that are interested in also are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆69Updated last week
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆36Updated 4 months ago
- GPU-based logic synthesis tool☆96Updated last week
- IDEA project source files☆109Updated last month
- EPFL logic synthesis benchmarks☆217Updated this week
- Research paper based on or related to ABC.☆59Updated last week
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 10 months ago
- Showcase examples for EPFL logic synthesis libraries☆200Updated last year
- DATC RDF☆50Updated 5 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- C++ logic network library☆262Updated last month
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 7 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- ☆25Updated last year
- ☆18Updated 4 years ago
- ☆107Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆86Updated 6 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆99Updated 4 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- EDA physical synthesis optimization kit☆62Updated 2 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 7 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆186Updated 6 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- C++ header-only exact synthesis library☆18Updated 2 years ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆84Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆20Updated 11 months ago