nbulsi / alsoLinks
A logic synthesis tool
☆84Updated 4 months ago
Alternatives and similar repositories for also
Users that are interested in also are comparing it to the libraries listed below
Sorting:
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated last month
- Research paper based on or related to ABC.☆70Updated last week
- GPU-based logic synthesis tool☆97Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆77Updated last month
- EPFL logic synthesis benchmarks☆226Updated 2 months ago
- IDEA project source files☆111Updated 3 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- C++ logic network library☆274Updated 3 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 6 years ago
- Showcase examples for EPFL logic synthesis libraries☆202Updated last year
- DATC RDF☆50Updated 5 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 9 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- ☆27Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆65Updated 7 months ago
- ☆19Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- Problems and Results of IWLS 2022 Programming Contest☆21Updated 9 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆136Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Updated 3 years ago
- ☆31Updated 2 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆105Updated 6 months ago
- This is a python repo for flattening Verilog☆20Updated last month
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆168Updated 9 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- C++ header-only exact synthesis library☆18Updated 3 years ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- ☆20Updated 3 years ago
- VLSI EDA Global Router☆79Updated 8 years ago