nbulsi / alsoLinks
A logic synthesis tool
☆82Updated 3 months ago
Alternatives and similar repositories for also
Users that are interested in also are comparing it to the libraries listed below
Sorting:
- Research paper based on or related to ABC.☆62Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆74Updated last week
- EPFL logic synthesis benchmarks☆222Updated 3 weeks ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated 5 months ago
- IDEA project source files☆110Updated last month
- Showcase examples for EPFL logic synthesis libraries☆201Updated last year
- GPU-based logic synthesis tool☆97Updated 2 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 11 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- C++ logic network library☆267Updated 2 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 8 months ago
- ☆18Updated 4 years ago
- ☆26Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆20Updated 11 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆133Updated last year
- DATC RDF☆50Updated 5 years ago
- AIGER And-Inverter-Graph Library☆94Updated 4 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆103Updated 5 months ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆140Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆187Updated 6 months ago
- Problems and Results of IWLS 2022 Programming Contest☆20Updated 8 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆40Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- C++ header-only exact synthesis library☆18Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆38Updated 3 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆88Updated 7 months ago
- ☆107Updated 6 years ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago