nbulsi / alsoLinks
A logic synthesis tool
☆73Updated last month
Alternatives and similar repositories for also
Users that are interested in also are comparing it to the libraries listed below
Sorting:
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- Research paper based on or related to ABC.☆43Updated last week
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- IDEA project source files☆106Updated 6 months ago
- EPFL logic synthesis benchmarks☆192Updated 2 weeks ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 5 months ago
- Showcase examples for EPFL logic synthesis libraries☆194Updated last year
- ☆22Updated 11 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- C++ logic network library☆232Updated 2 weeks ago
- for post graduates☆9Updated 3 years ago
- C++ header-only exact synthesis library☆17Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated this week
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 10 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- Problems and Results of IWLS 2022 Programming Contest☆19Updated last month
- DATC RDF☆51Updated 4 years ago
- ☆28Updated last year
- A parallel global router using the Galois framework☆29Updated last year
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆14Updated 3 years ago
- EDA physical synthesis optimization kit☆57Updated last year
- AIGER And-Inverter-Graph Library☆78Updated this week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆90Updated last year
- A high-efficiency hybrid solving CEC algorithm☆11Updated 2 years ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆81Updated last year