Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")
☆18Dec 3, 2021Updated 4 years ago
Alternatives and similar repositories for iscas89_hl_verilog
Users that are interested in iscas89_hl_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆34Jan 17, 2020Updated 6 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆86Apr 30, 2026Updated 6 months ago
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 3 years ago
- SMT Attack☆23Mar 5, 2021Updated 5 years ago
- AES128 is a IP crypto core using modes ECB/CBC/CTR using vpi to functional verification☆18Mar 31, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆42Aug 15, 2025Updated last year
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆30Jun 25, 2024Updated 2 years ago
- 助记词碰撞器下载/私钥碰撞器下载☆11Mar 12, 2025Updated last year
- Pipelined RISC-V CPU☆28Jun 9, 2021Updated 5 years ago
- The top repository for the code accompanying our paper "Mind the Gap: Studying the Insecurity of Provably Secure Embedded Trusted Executi…☆16Aug 3, 2022Updated 4 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆10Dec 12, 2023Updated 2 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- ☆13Oct 17, 2026Updated last week
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 8 years ago
- A low-level hierarchical netlist assembler for FPGAs☆13Jul 26, 2021Updated 5 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆21May 28, 2021Updated 5 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- This is a probabilistic SAT attack tool.☆13Jun 5, 2021Updated 5 years ago
- ☆14Jun 12, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- Providing examples on how to setup and use xschem, ngspice, and gaw, to do analog IC design☆16Jul 6, 2025Updated last year
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 6 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- ☆17Feb 9, 2022Updated 4 years ago
- ☆14Oct 23, 2018Updated 8 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Equivalence checking with Yosys☆66Oct 20, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 6 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 8 years ago
- Collection of digital hardware modules & projects (benchmarks)☆113Feb 27, 2026Updated 8 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 9 years ago
- Verilog netlist parser/database (derived from http://nldb.sourceforge.net)☆13Dec 12, 2014Updated 11 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆73Jun 25, 2024Updated 2 years ago
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 5 years ago