bluesceada / iscas89_hl_verilog
Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")
☆14Updated 3 years ago
Alternatives and similar repositories for iscas89_hl_verilog:
Users that are interested in iscas89_hl_verilog are comparing it to the libraries listed below
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆45Updated 3 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆25Updated 5 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last week
- Collection of digital hardware modules & projects (benchmarks)☆54Updated 5 months ago
- ☆22Updated 10 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆41Updated 10 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆45Updated 7 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆13Updated 2 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆86Updated last year
- A logic synthesis tool☆73Updated 2 weeks ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆54Updated 2 years ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- Artificial Netlist Generator☆38Updated last year
- Research paper based on or related to ABC.☆36Updated 2 weeks ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆10Updated this week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆101Updated last year
- DATC RDF☆49Updated 4 years ago
- ☆28Updated last year
- IDEA project source files☆106Updated 5 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 4 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated 3 months ago
- ☆43Updated last year
- ☆25Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆27Updated 5 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆81Updated last year
- ☆31Updated 3 years ago
- The first version of TritonPart☆26Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆35Updated 5 months ago
- ☆18Updated last year