bluesceada / iscas89_hl_verilogLinks
Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")
☆14Updated 3 years ago
Alternatives and similar repositories for iscas89_hl_verilog
Users that are interested in iscas89_hl_verilog are comparing it to the libraries listed below
Sorting:
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆55Updated 7 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆32Updated last month
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- EPFL logic synthesis benchmarks☆208Updated last month
- reference block design for the ASAP7nm library in Cadence Innovus☆50Updated last year
- ☆22Updated last year
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆59Updated 3 months ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆12Updated 3 months ago
- Artificial Netlist Generator☆40Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆47Updated 2 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- IDEA project source files☆108Updated 2 weeks ago
- GPU-based logic synthesis tool☆90Updated 3 weeks ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Updated 7 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆93Updated last month
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- ☆53Updated 2 months ago
- ☆46Updated last year
- DATC RDF☆50Updated 5 years ago
- Machine Generated Analog IC Layout☆248Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆181Updated 5 months ago
- ☆82Updated this week
- A logic synthesis tool☆78Updated last month
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆48Updated 9 months ago
- UCSD Detailed Router☆90Updated 4 years ago
- VLSI EDA Global Router☆75Updated 7 years ago