bluesceada / iscas89_hl_verilog
Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")
☆14Updated 3 years ago
Alternatives and similar repositories for iscas89_hl_verilog
Users that are interested in iscas89_hl_verilog are comparing it to the libraries listed below
Sorting:
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆47Updated 4 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated 2 weeks ago
- Collection of digital hardware modules & projects (benchmarks)☆58Updated last week
- ☆22Updated 10 months ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆10Updated this week
- reference block design for the ASAP7nm library in Cadence Innovus☆42Updated 10 months ago
- Research paper based on or related to ABC.☆40Updated last week
- Artificial Netlist Generator☆39Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆43Updated last year
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆54Updated this week
- ☆18Updated last year
- ☆31Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- DATC RDF☆50Updated 4 years ago
- A logic synthesis tool☆73Updated last month
- ☆23Updated 4 years ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- The first version of TritonPart☆26Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated 2 weeks ago
- ☆28Updated last year
- DATC Robust Design Flow.☆37Updated 5 years ago
- IDEA project source files☆106Updated 6 months ago
- ☆38Updated 2 years ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆80Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated 7 months ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- Optimal gate sizing of digital circuits using geometric programming☆9Updated 8 years ago