bluesceada / iscas89_hl_verilogLinks
Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")
☆14Updated 3 years ago
Alternatives and similar repositories for iscas89_hl_verilog
Users that are interested in iscas89_hl_verilog are comparing it to the libraries listed below
Sorting:
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- ☆22Updated 11 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated 11 months ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆10Updated 2 weeks ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- Artificial Netlist Generator☆39Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- EDA physical synthesis optimization kit☆57Updated last year
- The first version of TritonPart☆26Updated last year
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆54Updated 3 weeks ago
- Research paper based on or related to ABC.☆43Updated last week
- DATC RDF☆50Updated 4 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- ☆24Updated 4 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆90Updated last year
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆28Updated last year
- ☆44Updated last year
- ☆31Updated 3 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆95Updated 3 years ago
- ☆24Updated last year
- ☆20Updated 2 years ago
- ☆28Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago