bluesceada / iscas89_hl_verilogLinks
Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")
☆14Updated 3 years ago
Alternatives and similar repositories for iscas89_hl_verilog
Users that are interested in iscas89_hl_verilog are comparing it to the libraries listed below
Sorting:
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 8 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆62Updated last month
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆61Updated 4 months ago
- EPFL logic synthesis benchmarks☆213Updated last week
- ☆23Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆96Updated 3 months ago
- A logic synthesis tool☆82Updated last month
- Artificial Netlist Generator☆43Updated last year
- IDEA project source files☆109Updated last month
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆17Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆26Updated 4 years ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆12Updated 3 weeks ago
- GPU-based logic synthesis tool☆90Updated 2 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- ☆20Updated 2 years ago
- DATC RDF☆50Updated 5 years ago
- ☆88Updated this week
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Updated 8 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆155Updated 5 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆179Updated 4 months ago
- UCSD Detailed Router☆91Updated 4 years ago
- ☆194Updated 6 months ago
- Research paper based on or related to ABC.☆52Updated 3 months ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆37Updated last year