bluesceada / iscas89_hl_verilogLinks
Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")
☆15Updated 3 years ago
Alternatives and similar repositories for iscas89_hl_verilog
Users that are interested in iscas89_hl_verilog are comparing it to the libraries listed below
Sorting:
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 10 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆36Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆69Updated last week
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆99Updated 4 months ago
- ☆25Updated last year
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆65Updated 6 months ago
- A logic synthesis tool☆82Updated 2 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- EPFL logic synthesis benchmarks☆217Updated this week
- ☆26Updated 4 years ago
- IDEA project source files☆109Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- DATC RDF☆50Updated 5 years ago
- Artificial Netlist Generator☆44Updated last year
- ☆47Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆84Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆86Updated 6 months ago
- ☆27Updated last year
- GPU-based logic synthesis tool☆96Updated last week
- ☆44Updated last year
- ☆208Updated 8 months ago
- VLSI EDA Global Router☆76Updated 7 years ago
- UCSD Detailed Router☆93Updated 4 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Updated 8 years ago
- ☆49Updated last year
- ☆89Updated 5 months ago