bluesceada / iscas89_hl_verilogLinks
Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")
☆14Updated 3 years ago
Alternatives and similar repositories for iscas89_hl_verilog
Users that are interested in iscas89_hl_verilog are comparing it to the libraries listed below
Sorting:
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆49Updated 5 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆28Updated this week
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- ☆22Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 3 weeks ago
- Research paper based on or related to ABC.☆44Updated 3 weeks ago
- Artificial Netlist Generator☆39Updated last year
- GPU-based logic synthesis tool☆81Updated 11 months ago
- A logic synthesis tool☆74Updated last week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- DATC RDF☆50Updated 4 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆11Updated last month
- ☆20Updated 2 years ago
- ☆24Updated 4 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆31Updated 7 months ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆55Updated last month
- ☆25Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 6 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆91Updated last year
- ☆28Updated last year
- ☆44Updated last year
- ☆31Updated 3 years ago
- EDA physical synthesis optimization kit☆58Updated last year
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆50Updated 5 months ago