bluesceada / iscas89_hl_verilogLinks
Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")
☆15Updated 4 years ago
Alternatives and similar repositories for iscas89_hl_verilog
Users that are interested in iscas89_hl_verilog are comparing it to the libraries listed below
Sorting:
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆79Updated last month
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 6 years ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆67Updated 8 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆106Updated 7 months ago
- Artificial Netlist Generator☆46Updated last year
- ☆27Updated last year
- EPFL logic synthesis benchmarks☆226Updated 2 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆56Updated last year
- IDEA project source files☆111Updated 3 months ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆13Updated 4 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆88Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆137Updated last year
- DATC RDF☆50Updated 5 years ago
- A logic synthesis tool☆85Updated 4 months ago
- Research paper based on or related to ABC.☆70Updated 2 weeks ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- ☆15Updated 3 months ago
- ☆26Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- GPU-based logic synthesis tool☆97Updated 2 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Updated 3 years ago
- Timing prediction dataset download and instructions.☆17Updated 2 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- ☆50Updated 2 years ago
- ☆26Updated 4 years ago
- VLSI EDA Global Router☆79Updated 8 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆190Updated 8 months ago