bluesceada / iscas89_hl_verilogLinks
Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")
☆14Updated 3 years ago
Alternatives and similar repositories for iscas89_hl_verilog
Users that are interested in iscas89_hl_verilog are comparing it to the libraries listed below
Sorting:
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆31Updated 3 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆54Updated 6 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 2 weeks ago
- A logic synthesis tool☆77Updated 3 weeks ago
- EPFL logic synthesis benchmarks☆203Updated 3 weeks ago
- ☆22Updated last year
- Artificial Netlist Generator☆39Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- IDEA project source files☆107Updated 9 months ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆12Updated 2 months ago
- DATC RDF☆50Updated 5 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆14Updated 7 years ago
- GPU-based logic synthesis tool☆86Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆151Updated 3 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆93Updated last month
- Rsyn – An Extensible Physical Synthesis Framework☆127Updated last year
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆56Updated 2 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆47Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆28Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆41Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 3 months ago
- ☆25Updated 4 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- Research paper based on or related to ABC.☆49Updated 3 weeks ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- The first version of TritonPart☆28Updated last year