bluesceada / iscas89_hl_verilogLinks
Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")
☆15Updated 3 years ago
Alternatives and similar repositories for iscas89_hl_verilog
Users that are interested in iscas89_hl_verilog are comparing it to the libraries listed below
Sorting:
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 3 months ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- ☆25Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆96Updated 4 months ago
- A logic synthesis tool☆82Updated last month
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆13Updated last month
- EPFL logic synthesis benchmarks☆213Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 6 months ago
- Artificial Netlist Generator☆44Updated last year
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆64Updated 5 months ago
- IDEA project source files☆108Updated 2 weeks ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- GPU-based logic synthesis tool☆92Updated 2 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆26Updated 4 years ago
- ☆18Updated 4 years ago
- ☆201Updated 7 months ago
- Research paper based on or related to ABC.☆55Updated 3 months ago
- ☆91Updated this week
- DATC RDF☆50Updated 5 years ago
- ☆61Updated this week
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Updated 8 years ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆82Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 2 months ago
- ☆31Updated last year