Gy-Hu / E-Syn
E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
☆26Updated 6 months ago
Alternatives and similar repositories for E-Syn:
Users that are interested in E-Syn are comparing it to the libraries listed below
- Hardware Model Checker☆26Updated this week
- ☆14Updated 4 years ago
- ☆12Updated last year
- Random Generator of Btor2 Files☆9Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆16Updated 3 months ago
- Research paper based on or related to ABC.☆24Updated this week
- ☆14Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆13Updated 2 years ago
- ☆15Updated 6 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆48Updated last week
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆21Updated 6 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆39Updated 4 months ago
- CoreIR Symbolic Analyzer☆63Updated 4 years ago
- AIGER And-Inverter-Graph Library☆64Updated 3 weeks ago
- ☆21Updated 8 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 2 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 4 months ago
- BTOR2 MLIR project☆20Updated last year
- ☆26Updated 8 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆18Updated 3 weeks ago
- ☆12Updated 3 years ago
- This is a python repo for flattening Verilog☆15Updated last week
- Problems and Results of IWLS 2022 Programming Contest☆16Updated 2 years ago
- This is a repo to store circuit design datasets☆15Updated last year
- A generic parser and tool package for the BTOR2 format.☆41Updated last month
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆18Updated this week
- AMulet 2. - A better AIG Multiplier Examination Tool☆20Updated 2 years ago
- GPU-based logic synthesis tool☆78Updated 6 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆20Updated last year