Gy-Hu / E-SynLinks
E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
☆41Updated last year
Alternatives and similar repositories for E-Syn
Users that are interested in E-Syn are comparing it to the libraries listed below
Sorting:
- Research paper based on or related to ABC.☆70Updated 2 weeks ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 9 months ago
- ☆19Updated 5 years ago
- ☆13Updated 3 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆39Updated 8 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Updated last year
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆32Updated last week
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- GPU-based logic synthesis tool☆97Updated 2 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Updated 2 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆31Updated this week
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Updated 10 months ago
- ☆44Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated last month
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Updated last year
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- ☆31Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆49Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- ☆27Updated last year
- This is a repo to store circuit design datasets☆19Updated 2 years ago
- ☆20Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆79Updated last month
- Fast Symbolic Repair of Hardware Design Code☆33Updated last year
- Hardware Formal Verification Tool☆86Updated last week
- AIGER And-Inverter-Graph Library☆97Updated 3 weeks ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- Problems and Results of IWLS 2022 Programming Contest☆21Updated 9 months ago