Gy-Hu / E-Syn
E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
☆27Updated 7 months ago
Alternatives and similar repositories for E-Syn:
Users that are interested in E-Syn are comparing it to the libraries listed below
- ☆12Updated 2 years ago
- Hardware Model Checker☆30Updated this week
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆17Updated 4 months ago
- ☆15Updated 4 years ago
- Random Generator of Btor2 Files☆9Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆13Updated 2 years ago
- Research paper based on or related to ABC.☆25Updated this week
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- ☆14Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated last month
- AMulet 2. - A better AIG Multiplier Examination Tool☆23Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 5 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆21Updated 7 months ago
- ☆15Updated 6 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆41Updated 5 months ago
- Problems and Results of IWLS 2022 Programming Contest☆17Updated 2 years ago
- CoreIR Symbolic Analyzer☆63Updated 4 years ago
- BTOR2 MLIR project☆23Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 5 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated last month
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆15Updated 8 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆18Updated last month
- This is a python repo for flattening Verilog☆15Updated last month
- A generic parser and tool package for the BTOR2 format.☆41Updated 2 months ago
- ☆27Updated 9 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago