Gy-Hu / E-Syn
E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
☆20Updated 2 months ago
Related projects: ⓘ
- ☆14Updated 3 years ago
- ☆12Updated last year
- Research paper based on or related to ABC.☆14Updated this week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆45Updated 2 months ago
- ☆12Updated 6 years ago
- GPU-based logic synthesis tool☆65Updated 2 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 3 weeks ago
- Problems and Results of IWLS 2022 Programming Contest☆16Updated 2 years ago
- ☆18Updated 4 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆15Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆16Updated 3 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆17Updated 11 months ago
- AIGER And-Inverter-Graph Library☆57Updated 3 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆20Updated last year
- ☆14Updated last year
- This is a repo to store circuit design datasets☆15Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆28Updated 3 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆13Updated 7 years ago
- ☆24Updated 9 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆16Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆9Updated 3 months ago
- This is a python repo for flattening Verilog☆12Updated 2 months ago
- CoreIR Symbolic Analyzer☆61Updated 3 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆17Updated 3 weeks ago
- Logic optimization and technology mapping tool.☆17Updated 11 months ago
- C++ header-only exact synthesis library☆15Updated last year
- A Formal Verification Framework for Chisel☆16Updated 5 months ago
- DATuner Repository☆17Updated 6 years ago
- ☆12Updated 10 months ago
- ILA Model Database☆20Updated 3 years ago