Gy-Hu / E-SynLinks
E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
☆36Updated last year
Alternatives and similar repositories for E-Syn
Users that are interested in E-Syn are comparing it to the libraries listed below
Sorting:
- Research paper based on or related to ABC.☆52Updated 2 months ago
- ☆17Updated 4 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 5 months ago
- A high-efficiency hybrid solving CEC algorithm☆13Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 8 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆32Updated 3 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 10 months ago
- ☆36Updated last year
- GPU-based logic synthesis tool☆90Updated last month
- ☆12Updated 2 years ago
- This is a repo to store circuit design datasets☆19Updated last year
- ☆23Updated 3 months ago
- Logic optimization and technology mapping tool.☆19Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- ☆19Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆31Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆29Updated 5 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- ☆29Updated last year
- Hardware Formal Verification Tool☆64Updated last week
- ☆23Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated 3 months ago
- AIGER And-Inverter-Graph Library☆86Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆60Updated last month
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆17Updated 3 months ago
- Fast Symbolic Repair of Hardware Design Code☆25Updated 7 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆32Updated 2 months ago
- ☆24Updated last year