Gy-Hu / E-SynView external linksLinks
E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
☆41Jul 17, 2024Updated last year
Alternatives and similar repositories for E-Syn
Users that are interested in E-Syn are comparing it to the libraries listed below
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆31Dec 2, 2023Updated 2 years ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated 3 weeks ago
- Problems and Results of IWLS 2022 Programming Contest☆21Apr 12, 2025Updated 10 months ago
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆32Jan 25, 2026Updated 2 weeks ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆25Jan 7, 2026Updated last month
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated last month
- Problems and Results of IWLS 2023 Programming Contest☆16Apr 12, 2025Updated 10 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Feb 6, 2026Updated last week
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 2 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 3 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Apr 9, 2025Updated 10 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Jan 8, 2025Updated last year
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆27Jun 25, 2024Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Dec 24, 2025Updated last month
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated last month
- IDEA project source files☆111Oct 15, 2025Updated 3 months ago
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 6 months ago
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- Artifact for the IEEE S&P 2025 paper: "Rapid Reversing of Non-Linear CPU Cache Slice Functions: Unlocking Physical Address Leakage"☆17Nov 25, 2025Updated 2 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 10 months ago
- A circuit toolkit☆107Feb 23, 2020Updated 5 years ago
- Equivalence checking with Yosys☆58Feb 4, 2026Updated last week
- 21st century electronic design automation tools, written in Rust.☆35Updated this week
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆41May 29, 2025Updated 8 months ago
- MLIR+EqSat☆25Jan 10, 2026Updated last month
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 7 months ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆13Sep 14, 2025Updated 4 months ago
- Integer Multiplier Generator for Verilog☆23Jul 4, 2025Updated 7 months ago
- ☆14Sep 14, 2020Updated 5 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago