Gy-Hu / E-Syn
E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
☆29Updated 9 months ago
Alternatives and similar repositories for E-Syn:
Users that are interested in E-Syn are comparing it to the libraries listed below
- Research paper based on or related to ABC.☆36Updated this week
- ☆16Updated 4 years ago
- ☆15Updated 2 years ago
- ☆12Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated 3 weeks ago
- Collection for submission (Hardware Model Checking Benchmark)☆9Updated 6 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 3 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 8 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- A high-efficiency hybrid solving CEC algorithm☆11Updated last year
- Random Generator of Btor2 Files☆10Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆14Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆23Updated 10 months ago
- ☆14Updated 6 years ago
- ☆10Updated 5 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- ☆21Updated 3 weeks ago
- This is a repo to store circuit design datasets☆17Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆46Updated 7 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 3 weeks ago
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- ☆28Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 4 months ago
- ☆31Updated 11 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 7 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆27Updated 6 months ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆21Updated 3 months ago
- Hardware Formal Verification Tool☆48Updated this week