Gy-Hu / E-SynLinks
E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
☆36Updated last year
Alternatives and similar repositories for E-Syn
Users that are interested in E-Syn are comparing it to the libraries listed below
Sorting:
- Research paper based on or related to ABC.☆53Updated 3 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- ☆18Updated 4 years ago
- ☆12Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated last year
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆34Updated 4 months ago
- GPU-based logic synthesis tool☆92Updated 2 months ago
- ☆24Updated 2 weeks ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- ☆41Updated last year
- This is a repo to store circuit design datasets☆19Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 2 years ago
- ☆20Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆63Updated last month
- AIGER And-Inverter-Graph Library☆88Updated 2 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆15Updated 3 years ago
- ☆30Updated last year
- An advanced circuit-based sat solver☆29Updated 8 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 6 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 4 months ago
- ☆23Updated last year
- Awesome machine learning for logic synthesis☆29Updated 3 years ago