Gy-Hu / E-SynLinks
E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
☆39Updated last year
Alternatives and similar repositories for E-Syn
Users that are interested in E-Syn are comparing it to the libraries listed below
Sorting:
- Research paper based on or related to ABC.☆61Updated 3 weeks ago
- ☆18Updated 4 years ago
- ☆12Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 7 months ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆54Updated 10 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆11Updated 3 weeks ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆36Updated 6 months ago
- ☆41Updated last year
- ☆25Updated last month
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆44Updated last year
- GPU-based logic synthesis tool☆97Updated last week
- This is a repo to store circuit design datasets☆19Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 years ago
- ☆20Updated 3 years ago
- ☆26Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 8 months ago
- ☆28Updated last year
- AIGER And-Inverter-Graph Library☆94Updated 4 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated last year
- An advanced circuit-based sat solver☆35Updated 9 months ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year
- ☆31Updated 2 years ago
- This is a python repo for flattening Verilog☆20Updated 6 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- Random Generator of Btor2 Files☆10Updated 2 years ago