Gy-Hu / E-SynLinks
E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
☆38Updated last year
Alternatives and similar repositories for E-Syn
Users that are interested in E-Syn are comparing it to the libraries listed below
Sorting:
- Research paper based on or related to ABC.☆59Updated this week
- ☆18Updated 4 years ago
- ☆12Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 7 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆11Updated this week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆54Updated 10 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆34Updated 5 months ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- ☆24Updated last month
- ☆41Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆32Updated 7 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year
- GPU-based logic synthesis tool☆93Updated this week
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆40Updated last year
- This is a repo to store circuit design datasets☆19Updated last year
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 5 months ago
- ☆31Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆68Updated 3 weeks ago
- AIGER And-Inverter-Graph Library☆91Updated 3 months ago
- ☆25Updated last year
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 7 months ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- A logic synthesis tool☆82Updated 2 months ago
- ☆20Updated 3 years ago