Alternatives and similar repositories for E-Syn:

Users that are interested in E-Syn are comparing it to the libraries listed below

• amahzoon / genmul
  ☆16Updated 4 years ago
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆17Updated this week
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆9Updated 5 months ago
• Entropy-xcy / sns
  ☆15Updated 2 years ago
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆26Updated 7 months ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• SPbSAT / cirbo
  ☆17Updated this week
• ycunxi / FLowGen-CNNs-DAC18
  ☆14Updated 6 years ago
• Yu-Maryland / Gamora
  Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
  ☆50Updated 3 months ago
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆33Updated this week
• hkust-zhiyao / RTL-Timer
  Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
  ☆23Updated 9 months ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆24Updated 2 years ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆42Updated this week
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• amahzoon / RevSCA-2.0
  ☆10Updated 5 years ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆16Updated this week
• yaoxufeng / RTLRewriter-Bench
  ☆29Updated 10 months ago
• cure-lab / DeepGate
  This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".
  ☆21Updated last year
• SJTU-ECTL / GOMIL
  GOMIL: Global Optimization of Multiplier by Integer Linear Programming
  ☆13Updated 3 years ago
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆14Updated 2 years ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆26Updated 5 months ago
• laiyao1 / ArithmeticTree
  The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"
  ☆12Updated 6 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆45Updated 6 months ago
• zshi0616 / DeepGate2
  ☆28Updated last year
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 5 years ago
• HKUST-GZ-VLSI / Design-Dataset
  This is a repo to store circuit design datasets
  ☆16Updated last year
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆71Updated last week
• cure-lab / DeepGate2
  ☆15Updated last year
• lnis-uofu / ML-Mapper
  ☆11Updated 2 years ago