HybridCEC / Hybrid-CECView external linksLinks
A high-efficiency hybrid solving CEC algorithm
☆14May 25, 2023Updated 2 years ago
Alternatives and similar repositories for Hybrid-CEC
Users that are interested in Hybrid-CEC are comparing it to the libraries listed below
Sorting:
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- An advanced circuit-based sat solver☆36Feb 24, 2025Updated 11 months ago
- A generic parser and tool package for the BTOR2 format.☆46Sep 18, 2025Updated 4 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆27Jun 23, 2025Updated 7 months ago
- AIGER And-Inverter-Graph Library☆97Jan 8, 2026Updated last month
- Hardware Formal Verification Tool☆87Updated this week
- Integer Multiplier Generator for Verilog☆23Jul 4, 2025Updated 7 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 10 months ago
- SATZilla SAT feature extraction tool☆11Jan 15, 2026Updated 3 weeks ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated last month
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆22May 24, 2025Updated 8 months ago
- A Simple CDCL Solver☆35Mar 8, 2023Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- C++ Implementation of reduced order binary decision diagram data structure☆13Nov 11, 2015Updated 10 years ago
- A framework to ease parallelization of sequential SAT solvers☆30Jan 14, 2026Updated last month
- ☆19Dec 21, 2020Updated 5 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Apr 9, 2025Updated 10 months ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- EPFL logic synthesis benchmarks☆227Nov 18, 2025Updated 2 months ago
- ☆27Jun 25, 2024Updated last year
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Dec 6, 2022Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆84Dec 5, 2025Updated 2 months ago
- A framework for building hardware verification platform using software method☆32Dec 24, 2025Updated last month
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated 3 weeks ago
- ☆31Dec 2, 2023Updated 2 years ago
- The glucose SAT solver☆136Dec 30, 2025Updated last month
- Recent papers related to hardware formal verification.☆76Sep 20, 2023Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Apr 3, 2025Updated 10 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- A logic synthesis tool☆84Sep 8, 2025Updated 5 months ago
- Reads a state transition system and performs property checking☆90Sep 12, 2025Updated 5 months ago
- Cube-and-Conquer SAT solver☆44Jul 14, 2025Updated 7 months ago
- A Python library for working with logic networks, synthesis, and optimization.☆73Updated this week