HybridCEC / Hybrid-CECLinks
A high-efficiency hybrid solving CEC algorithm
☆14Updated 2 years ago
Alternatives and similar repositories for Hybrid-CEC
Users that are interested in Hybrid-CEC are comparing it to the libraries listed below
Sorting:
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 9 months ago
- ☆19Updated 5 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Updated 2 months ago
- ☆13Updated 3 years ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Updated 2 years ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 weeks ago
- Research paper based on or related to ABC.☆69Updated this week
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Updated 9 months ago
- AIGER And-Inverter-Graph Library☆97Updated last week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- ☆31Updated 2 years ago
- Hardware Formal Verification Tool☆85Updated last week
- Problems and Results of IWLS 2022 Programming Contest☆20Updated 9 months ago
- ☆27Updated last year
- ☆44Updated last year
- A logic synthesis tool☆84Updated 4 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆48Updated last year
- ☆16Updated 2 years ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆32Updated 9 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆38Updated 7 months ago
- An advanced circuit-based sat solver☆36Updated 10 months ago
- Fast Symbolic Repair of Hardware Design Code☆32Updated last year
- A generic parser and tool package for the BTOR2 format.☆45Updated 4 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated 3 weeks ago
- ☆20Updated 3 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago