A high-efficiency hybrid solving CEC algorithm
☆14May 25, 2023Updated 3 years ago
Alternatives and similar repositories for Hybrid-CEC
Users that are interested in Hybrid-CEC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An advanced circuit-based sat solver☆38Feb 24, 2025Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆29Jun 23, 2025Updated 11 months ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A generic parser and tool package for the BTOR2 format.☆48Sep 18, 2025Updated 8 months ago
- LLM-Assisted Hardware Formal Verification Tool☆106Jun 5, 2026Updated last week
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- AIGER And-Inverter-Graph Library☆102Feb 17, 2026Updated 3 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆30Dec 23, 2025Updated 5 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- SATZilla SAT feature extraction tool☆13Mar 23, 2026Updated 2 months ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- A Simple CDCL Solver☆35Mar 8, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A framework to ease parallelization of sequential SAT solvers☆35May 17, 2026Updated 3 weeks ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆16Apr 12, 2023Updated 3 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆26May 24, 2025Updated last year
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated 11 months ago
- ☆29Jun 25, 2024Updated last year
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Dec 6, 2022Updated 3 years ago
- C++ Implementation of reduced order binary decision diagram data structure☆13Nov 11, 2015Updated 10 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- EPFL logic synthesis benchmarks☆255May 6, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆34Dec 2, 2023Updated 2 years ago
- A framework for building hardware verification platform using software method☆36Apr 19, 2026Updated last month
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆43Apr 3, 2025Updated last year
- Pono: A flexible and extensible SMT-based model checker☆125Jun 4, 2026Updated last week
- Cube-and-Conquer SAT solver☆44Jul 14, 2025Updated 11 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- Implementation of local search-based algorithms for solving SAT and Max-SAT in Python☆13Dec 6, 2020Updated 5 years ago
- Recent papers related to hardware formal verification.☆77Sep 20, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Collection of digital hardware modules & projects (benchmarks)☆101Feb 27, 2026Updated 3 months ago
- ☆13Dec 31, 2024Updated last year
- A logic synthesis tool☆90Apr 20, 2026Updated last month
- The glucose SAT solver☆148Dec 30, 2025Updated 5 months ago
- Research paper based on or related to ABC.☆72Updated this week
- sat solver; backtrack + BCP + non-chronological backtracking + (linear-time) CDCL + 2WL + eVSIDS + luby restarts + phase saving + trail …☆16Mar 5, 2021Updated 5 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year