Alternatives and similar repositories for Hybrid-CEC

Users that are interested in Hybrid-CEC are comparing it to the libraries listed below

• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆44Updated 2 weeks ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆19Updated 2 months ago
• amahzoon / genmul
  ☆16Updated 4 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆33Updated 11 months ago
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• amahzoon / RevSCA-2.0
  ☆10Updated 5 years ago
• zshi0616 / DeepGate2
  ☆28Updated last year
• zshi0616 / python-deepgate
  ☆22Updated last year
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆10Updated 8 months ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆25Updated 2 years ago
• Gy-Hu / AIG2INV
  DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)
  ☆11Updated last year
• alanminko / iwls2022-ls-contest
  Problems and Results of IWLS 2022 Programming Contest
  ☆19Updated 2 months ago
• shaowei-cai-group / X-SAT
  An advanced circuit-based sat solver
  ☆24Updated 4 months ago
• OSCC-Project / iMap
  Logic optimization and technology mapping tool.
  ☆18Updated last year
• panhomyoung / phyLS
  A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…
  ☆28Updated last month
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆79Updated 3 weeks ago
• SPbSAT / cirbo
  ☆22Updated 2 weeks ago
• Entropy-xcy / sns
  ☆18Updated 2 years ago
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆14Updated 2 years ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆22Updated 2 months ago
• cure-lab / DeepGate2
  ☆15Updated 2 years ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆49Updated 5 months ago
• gpt4rtl / AutoSVA2
  ☆16Updated last year
• Chenghao-Yang / awesome-ml4ls
  Awesome machine learning for logic synthesis
  ☆28Updated 2 years ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆31Updated 7 months ago
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆17Updated 2 months ago
• Yu-Maryland / Gamora
  Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
  ☆50Updated 5 months ago
• cure-lab / DeepGate
  This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".
  ☆22Updated last year
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 6 years ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆55Updated this week