HybridCEC / Hybrid-CECLinks
A high-efficiency hybrid solving CEC algorithm
☆13Updated 2 years ago
Alternatives and similar repositories for Hybrid-CEC
Users that are interested in Hybrid-CEC are comparing it to the libraries listed below
Sorting:
- Research paper based on or related to ABC.☆51Updated last month
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆35Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 4 months ago
- ☆17Updated 4 years ago
- Logic optimization and technology mapping tool.☆19Updated last year
- An advanced circuit-based sat solver☆29Updated 6 months ago
- AIGER And-Inverter-Graph Library☆86Updated 3 weeks ago
- ☆28Updated last year
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆11Updated last year
- ☆22Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆32Updated last month
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 10 months ago
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 4 months ago
- A logic synthesis tool☆78Updated last month
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- ☆12Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆23Updated 2 years ago
- ☆22Updated 2 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- ☆36Updated last year
- GPU-based logic synthesis tool☆90Updated 3 weeks ago
- A generic parser and tool package for the BTOR2 format.☆41Updated 3 months ago
- ☆15Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆29Updated 4 months ago
- Recent papers related to hardware formal verification.☆72Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆31Updated 3 months ago
- Hardware Formal Verification Tool☆62Updated last week
- EPFL logic synthesis benchmarks☆208Updated last month