Yu-Maryland / MapTuneLinks
MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunxi Yu IEEE/ACM International Conference On Computer Aided Design (ICCAD'24)
☆19Updated 2 months ago
Alternatives and similar repositories for MapTune
Users that are interested in MapTune are comparing it to the libraries listed below
Sorting:
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- Research paper based on or related to ABC.☆44Updated 2 weeks ago
- ☆16Updated 4 years ago
- Awesome machine learning for logic synthesis☆28Updated 2 years ago
- A high-efficiency hybrid solving CEC algorithm☆12Updated 2 years ago
- ☆12Updated 2 years ago
- ☆18Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 5 months ago
- ☆22Updated 2 weeks ago
- ☆22Updated last year
- ☆11Updated 2 years ago
- ☆28Updated last year
- Problems and Results of IWLS 2022 Programming Contest☆19Updated 2 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆17Updated 2 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆28Updated last month
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆31Updated 7 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 6 months ago
- ☆15Updated 2 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆22Updated 2 months ago
- ☆25Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆49Updated 5 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 8 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆29Updated 3 weeks ago
- Logic optimization and technology mapping tool.☆18Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 3 weeks ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago