Yu-Maryland / MapTuneLinks
MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunxi Yu IEEE/ACM International Conference On Computer Aided Design (ICCAD'24)
☆22Updated 6 months ago
Alternatives and similar repositories for MapTune
Users that are interested in MapTune are comparing it to the libraries listed below
Sorting:
- Research paper based on or related to ABC.☆55Updated 3 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- ☆18Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- GPU-based logic synthesis tool☆92Updated 2 months ago
- ☆23Updated last year
- A logic synthesis tool☆82Updated last month
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 6 months ago
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- ☆13Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- ☆20Updated 3 years ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- ☆31Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- EPFL logic synthesis benchmarks☆214Updated 3 weeks ago
- ☆24Updated 3 weeks ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 3 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆21Updated 5 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆20Updated 10 months ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆39Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- ☆27Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ☆41Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago