Yu-Maryland / MapTune
MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunxi Yu IEEE/ACM International Conference On Computer Aided Design (ICCAD'24)
☆15Updated last month
Related projects ⓘ
Alternatives and complementary repositories for MapTune
- Research paper based on or related to ABC.☆15Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆25Updated 3 months ago
- ☆14Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated this week
- Problems and Results of IWLS 2022 Programming Contest☆16Updated 2 years ago
- This is a python repo for flattening Verilog☆12Updated 3 weeks ago
- GPU-based logic synthesis tool☆67Updated 3 months ago
- ☆12Updated last year
- Awesome machine learning for logic synthesis☆24Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 2 weeks ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆19Updated last year
- ☆20Updated 6 months ago
- ☆11Updated 2 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆18Updated last month
- ☆21Updated 4 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆21Updated 2 months ago
- ☆12Updated 11 months ago
- ☆9Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated last month
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 5 years ago
- A Formal Verification Framework for Chisel☆17Updated 7 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆17Updated last year
- ☆27Updated 11 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- A logic synthesis tool☆65Updated 2 years ago
- ☆14Updated 6 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- ☆14Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆28Updated last month