Yu-Maryland / MapTuneLinks
MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunxi Yu IEEE/ACM International Conference On Computer Aided Design (ICCAD'24)
☆18Updated last month
Alternatives and similar repositories for MapTune
Users that are interested in MapTune are comparing it to the libraries listed below
Sorting:
- Research paper based on or related to ABC.☆43Updated last week
- ☆16Updated 4 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- ☆21Updated this week
- A high-efficiency hybrid solving CEC algorithm☆11Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- ☆11Updated 2 years ago
- ☆22Updated 11 months ago
- ☆28Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- ☆17Updated 2 years ago
- Awesome machine learning for logic synthesis☆26Updated 2 years ago
- Problems and Results of IWLS 2022 Programming Contest☆19Updated last month
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆21Updated 2 months ago
- ☆15Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆27Updated this week
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 5 months ago
- Open-source RTL logic simulator with CUDA acceleration☆18Updated last week
- ☆24Updated last year
- Logic optimization and technology mapping tool.☆18Updated last year
- ☆12Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated this week
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆22Updated 3 years ago