Yu-Maryland / MapTuneLinks
MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunxi Yu IEEE/ACM International Conference On Computer Aided Design (ICCAD'24)
☆21Updated 4 months ago
Alternatives and similar repositories for MapTune
Users that are interested in MapTune are comparing it to the libraries listed below
Sorting:
- Research paper based on or related to ABC.☆51Updated last month
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆35Updated last year
- ☆17Updated 4 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- GPU-based logic synthesis tool☆90Updated 3 weeks ago
- ☆29Updated last year
- ☆15Updated 2 years ago
- A high-efficiency hybrid solving CEC algorithm☆13Updated 2 years ago
- ☆22Updated last year
- A logic synthesis tool☆78Updated last month
- ☆11Updated 2 years ago
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 4 months ago
- ☆22Updated 2 months ago
- Logic optimization and technology mapping tool.☆19Updated last year
- ☆19Updated 2 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆24Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆32Updated last month
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆16Updated 3 months ago
- ☆12Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 10 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- ☆36Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 3 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆55Updated 7 months ago