Yu-Maryland / MapTune
MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunxi Yu IEEE/ACM International Conference On Computer Aided Design (ICCAD'24)
☆17Updated 5 months ago
Alternatives and similar repositories for MapTune:
Users that are interested in MapTune are comparing it to the libraries listed below
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆28Updated 8 months ago
- ☆16Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- Research paper based on or related to ABC.☆31Updated last week
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 2 years ago
- ☆12Updated 2 years ago
- ☆11Updated 2 years ago
- Awesome machine learning for logic synthesis☆25Updated 2 years ago
- ☆15Updated 2 years ago
- This is a python repo for flattening Verilog☆16Updated 2 months ago
- ☆22Updated 8 months ago
- ☆28Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 3 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆25Updated last week
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆43Updated 6 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆25Updated 5 years ago
- ☆25Updated 11 months ago
- GPU-based logic synthesis tool☆81Updated 8 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆24Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆49Updated 4 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 6 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated 2 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆22Updated 8 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- ☆14Updated 6 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- ☆28Updated 10 months ago