stdgregwar / elveLinks
ELVE : ELVE Logic Visualization Engine
☆11Updated 7 years ago
Alternatives and similar repositories for elve
Users that are interested in elve are comparing it to the libraries listed below
Sorting:
- Optimization results for superconducting electronic (SCE) circuits☆14Updated last year
- FPGA synthesis tool powered by equality saturation and program synthesis.☆12Updated last month
- Niklas Een's ABC/ZZ framework☆22Updated 3 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Updated 4 years ago
- C++ truth table library☆56Updated last month
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆12Updated 6 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- RISC-V BSV Specification☆20Updated 5 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 2 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- C++ header-only exact synthesis library☆17Updated 2 years ago
- Parsing library for BLIF netlists☆19Updated 7 months ago
- ☆13Updated 4 years ago
- work in progress, playing around with btor2 in rust☆11Updated 2 weeks ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Updated 8 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- BTOR2 MLIR project☆26Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated last year
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated last year
- IRSIM switch-level simulator for digital circuits☆34Updated 2 months ago
- ☆10Updated 5 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- ☆19Updated 10 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 2 weeks ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated last week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆25Updated this week
- An advanced header-only exact synthesis library☆26Updated 2 years ago