lnis-uofu / ML-MapperLinks
☆12Updated 2 years ago
Alternatives and similar repositories for ML-Mapper
Users that are interested in ML-Mapper are comparing it to the libraries listed below
Sorting:
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 5 months ago
- ☆15Updated 2 years ago
- Simple Python interface for ABC☆23Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 9 months ago
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- ☆29Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆132Updated 2 months ago
- ☆19Updated 2 years ago
- ☆23Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆24Updated 3 years ago
- A logic synthesis tool☆81Updated last month
- Logic optimization and technology mapping tool.☆19Updated last year
- GPU-based logic synthesis tool☆90Updated last month
- Research paper based on or related to ABC.☆52Updated 2 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 9 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- EPFL logic synthesis benchmarks☆213Updated last week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 5 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆66Updated 2 months ago
- ☆18Updated 4 years ago
- GNN-RE datasets for circuit recognition☆53Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- ☆25Updated last year
- ☆15Updated 7 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Updated 2 years ago