lnis-uofu / ML-MapperLinks
☆13Updated 2 years ago
Alternatives and similar repositories for ML-Mapper
Users that are interested in ML-Mapper are comparing it to the libraries listed below
Sorting:
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- ☆15Updated 2 years ago
- Simple Python interface for ABC☆25Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆24Updated 3 years ago
- Research paper based on or related to ABC.☆55Updated 3 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆135Updated 3 months ago
- GPU-based logic synthesis tool☆92Updated 2 months ago
- ☆20Updated 3 years ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- GNN-RE datasets for circuit recognition☆54Updated 2 years ago
- A logic synthesis tool☆82Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 10 months ago
- ☆30Updated last year
- ☆23Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆68Updated 3 months ago
- EPFL logic synthesis benchmarks☆214Updated 3 weeks ago
- ☆27Updated last year
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- ☆77Updated 4 months ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 9 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆72Updated last week
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆80Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year