lnis-uofu / ML-MapperLinks
☆11Updated 2 years ago
Alternatives and similar repositories for ML-Mapper
Users that are interested in ML-Mapper are comparing it to the libraries listed below
Sorting:
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 3 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- Simple Python interface for ABC☆23Updated 2 years ago
- ☆15Updated 2 years ago
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- ☆19Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 6 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated 2 years ago
- ☆28Updated last year
- ☆24Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆23Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 2 weeks ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 7 months ago
- GNN-RE datasets for circuit recognition☆51Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- GPU-based logic synthesis tool☆86Updated last month
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆60Updated 3 weeks ago
- ☆30Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 2 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆31Updated 3 weeks ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago
- Research paper based on or related to ABC.☆49Updated 3 weeks ago
- A logic synthesis tool☆77Updated 3 weeks ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆53Updated 6 months ago
- EPFL logic synthesis benchmarks☆203Updated 2 weeks ago
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 3 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆16Updated 4 years ago