lnis-uofu / ML-Mapper
☆9Updated last year
Related projects ⓘ
Alternatives and complementary repositories for ML-Mapper
- ☆14Updated last year
- Simple Python interface for ABC☆23Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated this week
- ☆11Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆19Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆15Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆31Updated last week
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- Awesome machine learning for logic synthesis☆24Updated 2 years ago
- ☆14Updated 6 years ago
- ☆20Updated 6 months ago
- Research paper based on or related to ABC.☆15Updated this week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated last month
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆17Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆18Updated 2 years ago
- ☆27Updated 11 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- GPU-based logic synthesis tool☆67Updated 3 months ago
- Problems and Results of IWLS 2022 Programming Contest☆16Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆25Updated 3 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆39Updated last year
- ☆29Updated last year
- GNN-RE datasets for circuit recognition☆38Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆23Updated 4 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 2 weeks ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆114Updated last month
- This is a python repo for flattening Verilog☆12Updated 3 weeks ago
- Logic optimization and technology mapping tool.☆17Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆18Updated last month