☆13Dec 31, 2022Updated 3 years ago
Alternatives and similar repositories for ML-Mapper
Users that are interested in ML-Mapper are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 11 months ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated 2 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆29Oct 17, 2020Updated 5 years ago
- Simple Python interface for ABC☆29May 19, 2023Updated 2 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated 2 months ago
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆41Dec 24, 2025Updated 3 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- 使用Tweepy爬取川普Twitter☆10Nov 28, 2019Updated 6 years ago
- EPFL logic synthesis benchmarks☆234Mar 3, 2026Updated 2 weeks ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆145Jul 23, 2025Updated 8 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 3 years ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 3 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- The official implementation of DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model (ICLR 2025)☆16Dec 18, 2025Updated 3 months ago
- ☆14Jun 18, 2023Updated 2 years ago
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆118May 18, 2023Updated 2 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- Showcase examples for EPFL logic synthesis libraries☆203Apr 5, 2024Updated last year
- AIGER And-Inverter-Graph Library☆98Feb 17, 2026Updated last month
- ☆17Nov 19, 2023Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- IDEA project source files☆112Oct 15, 2025Updated 5 months ago
- Automatically exported from code.google.com/p/eqntott☆15Sep 23, 2015Updated 10 years ago
- C++ code accompanying the paper "A Dynamic Topological Sort Algorithm for Directed Acyclic Graphs".☆17Feb 14, 2024Updated 2 years ago
- A logic synthesis tool☆86Sep 8, 2025Updated 6 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- C++ logic network library☆281Sep 30, 2025Updated 5 months ago
- Hardware Formal Verification Tool☆90Mar 14, 2026Updated last week
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 10 months ago
- SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC☆13Dec 5, 2019Updated 6 years ago
- [ICML2025] KVTuner: Sensitivity-Aware Layer-wise Mixed Precision KV Cache Quantization for Efficient and Nearly Lossless LLM Inference☆26Jan 27, 2026Updated last month
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,132Mar 11, 2026Updated last week