lnis-uofu / ML-Mapper
☆9Updated 2 years ago
Alternatives and similar repositories for ML-Mapper:
Users that are interested in ML-Mapper are comparing it to the libraries listed below
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆21Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆48Updated 3 weeks ago
- ☆14Updated 2 years ago
- ☆14Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆16Updated 4 months ago
- Simple Python interface for ABC☆24Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆39Updated 4 months ago
- Research paper based on or related to ABC.☆24Updated 2 weeks ago
- ☆28Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆20Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆43Updated last year
- GNN-RE datasets for circuit recognition☆40Updated last year
- ☆15Updated 6 years ago
- ☆23Updated 9 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆27Updated 6 months ago
- Collection of digital hardware modules & projects (benchmarks)☆37Updated 2 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated last month
- Awesome machine learning for logic synthesis☆25Updated 2 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆15Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆21Updated 3 weeks ago
- Problems and Results of IWLS 2022 Programming Contest☆17Updated 2 years ago
- ☆21Updated 7 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆62Updated 3 months ago
- GPU-based logic synthesis tool☆79Updated 6 months ago
- Optimization results for superconducting electronic (SCE) circuits☆12Updated last year
- Logic optimization and technology mapping tool.☆18Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆41Updated 2 weeks ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 3 months ago
- ☆12Updated last year