cuhk-eda / CULSLinks
GPU-based logic synthesis tool
☆81Updated 10 months ago
Alternatives and similar repositories for CULS
Users that are interested in CULS are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- The first version of TritonPart☆26Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- DATC RDF☆50Updated 4 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago
- EDA physical synthesis optimization kit☆57Updated last year
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆38Updated 2 years ago
- ☆44Updated last year
- ☆30Updated 4 years ago
- ☆18Updated 6 months ago
- UCSD Detailed Router☆87Updated 4 years ago
- ☆22Updated 11 months ago
- ☆28Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆44Updated 3 weeks ago
- ☆72Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 10 months ago
- ☆31Updated 3 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆52Updated 10 months ago
- ☆29Updated last year
- ☆24Updated last year
- ☆20Updated 7 months ago