cuhk-eda / CULSLinks
GPU-based logic synthesis tool
☆83Updated 3 weeks ago
Alternatives and similar repositories for CULS
Users that are interested in CULS are comparing it to the libraries listed below
Sorting:
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 2 months ago
- The first version of TritonPart☆27Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆128Updated 3 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆30Updated 3 weeks ago
- A logic synthesis tool☆74Updated last week
- ☆22Updated last year
- ☆39Updated 2 years ago
- ☆73Updated last month
- ☆31Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 11 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆150Updated 2 months ago
- ☆25Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 6 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆52Updated 6 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆20Updated 3 months ago
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆18Updated 7 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆171Updated last month
- ☆76Updated 3 weeks ago
- ☆28Updated last year
- DATC RDF☆51Updated 4 years ago
- IDEA project source files☆107Updated 8 months ago
- ☆16Updated 4 years ago