cuhk-eda / CULSLinks
GPU-based logic synthesis tool
☆81Updated 11 months ago
Alternatives and similar repositories for CULS
Users that are interested in CULS are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆49Updated 5 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆127Updated last week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆22Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆28Updated this week
- ☆28Updated last year
- The first version of TritonPart☆27Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 3 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- ☆38Updated 2 years ago
- ☆30Updated 4 years ago
- DATC RDF☆50Updated 4 years ago
- ☆22Updated last week
- A logic synthesis tool☆74Updated last week
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆25Updated last year
- DATC Robust Design Flow.☆37Updated 5 years ago
- Artificial Netlist Generator☆39Updated last year
- ☆18Updated 7 months ago
- ☆13Updated 11 months ago
- ☆20Updated 2 years ago
- ☆44Updated last year
- GPU-Accelerated Global Router☆18Updated 7 months ago
- Research paper based on or related to ABC.☆44Updated 3 weeks ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 11 months ago
- UCSD Detailed Router☆88Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- A parallel global router using the Galois framework☆29Updated last year