ABC: System for Sequential Logic Synthesis and Formal Verification
☆1,124Updated this week
Alternatives and similar repositories for abc
Users that are interested in abc are comparing it to the libraries listed below
Sorting:
- EPFL logic synthesis benchmarks☆228Nov 18, 2025Updated 3 months ago
- C++ logic network library☆278Sep 30, 2025Updated 5 months ago
- Showcase examples for EPFL logic synthesis libraries☆202Apr 5, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,293Updated this week
- OpenSTA engine☆552Updated this week
- A logic synthesis tool☆84Sep 8, 2025Updated 5 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,208Updated this week
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- AIGER And-Inverter-Graph Library☆97Feb 17, 2026Updated last week
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated last month
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 3 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,450Updated this week
- Collection of digital hardware modules & projects (benchmarks)☆84Dec 5, 2025Updated 2 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆491Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- Deep learning toolkit-enabled VLSI placement☆943Feb 19, 2026Updated last week
- SystemVerilog compiler and language services☆961Updated this week
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- Reads a state transition system and performs property checking☆90Sep 12, 2025Updated 5 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Updated this week
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆117May 18, 2023Updated 2 years ago
- A circuit toolkit☆107Feb 23, 2020Updated 6 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆39Jun 28, 2024Updated last year
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- C++ truth table library☆65Jul 30, 2025Updated 6 months ago
- nextpnr portable FPGA place and route tool☆1,617Feb 21, 2026Updated last week
- Simple Python interface for ABC☆29May 19, 2023Updated 2 years ago
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 5 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Dec 24, 2025Updated 2 months ago
- Niklas Een's ABC/ZZ framework☆24May 14, 2022Updated 3 years ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- An open-source static random access memory (SRAM) compiler.☆1,012Jan 16, 2026Updated last month
- An Open-source FPGA IP Generator☆1,051Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago