ABC: System for Sequential Logic Synthesis and Formal Verification
☆1,160Apr 26, 2026Updated this week
Alternatives and similar repositories for abc
Users that are interested in abc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- C++ logic network library☆289Sep 30, 2025Updated 7 months ago
- EPFL logic synthesis benchmarks☆244Mar 3, 2026Updated last month
- Showcase examples for EPFL logic synthesis libraries☆205Apr 5, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,416Updated this week
- A logic synthesis tool☆88Apr 20, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Research paper based on or related to ABC.☆72Jan 19, 2026Updated 3 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆147Jul 23, 2025Updated 9 months ago
- IDEA project source files☆112Apr 15, 2026Updated 2 weeks ago
- OpenSTA engine☆574Updated this week
- AIGER And-Inverter-Graph Library☆101Feb 17, 2026Updated 2 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,222Updated this week
- GPU-based logic synthesis tool☆102Mar 31, 2026Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆96Feb 27, 2026Updated 2 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆42Apr 10, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆694Dec 26, 2025Updated 4 months ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆42Jun 28, 2024Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆29Dec 23, 2025Updated 4 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,623Updated this week
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆118May 18, 2023Updated 2 years ago
- C++ truth table library☆66Jul 30, 2025Updated 8 months ago
- Deep learning toolkit-enabled VLSI placement☆979Updated this week
- Reads a state transition system and performs property checking☆91Sep 12, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A circuit toolkit☆108Feb 23, 2020Updated 6 years ago
- Problems and Results of IWLS 2022 Programming Contest☆22Apr 12, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆504Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,769Mar 25, 2026Updated last month
- Niklas Een's ABC/ZZ framework☆25May 14, 2022Updated 3 years ago
- Simple Python interface for ABC☆29May 19, 2023Updated 2 years ago
- SystemVerilog compiler and language services☆1,014Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Dec 31, 2022Updated 3 years ago
- An advanced header-only exact synthesis library☆31Nov 24, 2022Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated 3 weeks ago
- EDA physical synthesis optimization kit☆66Nov 13, 2023Updated 2 years ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- ☆31Apr 23, 2024Updated 2 years ago
- Icarus Verilog☆3,426Updated this week