Alternatives and similar repositories for abc

Users that are interested in abc are comparing it to the libraries listed below

• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆488Updated 2 weeks ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆201Updated last week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,117Updated this week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆792Updated last week
• lsils / mockturtle
  C++ logic network library
  ☆241Updated last month
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆727Updated last year
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆461Updated 2 weeks ago
• OpenTimer / OpenTimer
  A High-performance Timing Analysis Tool for VLSI Systems
  ☆635Updated 2 weeks ago
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆464Updated this week
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆194Updated last year
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆649Updated last month
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,594Updated last week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆399Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆605Updated 3 years ago
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,944Updated this week
• limbo018 / DREAMPlace
  Deep learning toolkit-enabled VLSI placement
  ☆845Updated this week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆747Updated 11 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆333Updated this week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆923Updated 3 weeks ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆593Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,044Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,051Updated this week
• pymtl / pymtl3
  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
  ☆421Updated 2 months ago
• nbulsi / also
  A logic synthesis tool
  ☆77Updated last week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆805Updated last month
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆703Updated last month
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆555Updated last month
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,144Updated last month
• lowRISC / style-guides
  lowRISC Style Guides
  ☆444Updated last month
• ben-marshall / awesome-open-hardware-verification
  A List of Free and Open Source Hardware Verification Tools and Frameworks
  ☆537Updated last year