Alternatives and similar repositories for abc

Users that are interested in abc are comparing it to the libraries listed below

• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆479Updated this week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆778Updated this week
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆201Updated last month
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆458Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,112Updated this week
• lsils / mockturtle
  C++ logic network library
  ☆233Updated last month
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆447Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆602Updated 3 years ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆194Updated last year
• OpenTimer / OpenTimer
  A High-performance Timing Analysis Tool for VLSI Systems
  ☆632Updated 2 years ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆721Updated last year
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆639Updated this week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆328Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,570Updated 2 weeks ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆395Updated last week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆444Updated 3 months ago
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆543Updated last week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆696Updated last week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,888Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆629Updated last week
• limbo018 / DREAMPlace
  Deep learning toolkit-enabled VLSI placement
  ☆827Updated 2 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆438Updated 2 weeks ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆298Updated this week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆843Updated last month
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆505Updated 4 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆709Updated last month
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,135Updated 3 weeks ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆581Updated 10 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆924Updated this week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆582Updated 2 weeks ago