ABC: System for Sequential Logic Synthesis and Formal Verification
☆1,132Mar 11, 2026Updated last week
Alternatives and similar repositories for abc
Users that are interested in abc are comparing it to the libraries listed below
Sorting:
- C++ logic network library☆281Sep 30, 2025Updated 5 months ago
- EPFL logic synthesis benchmarks☆233Mar 3, 2026Updated 2 weeks ago
- Showcase examples for EPFL logic synthesis libraries☆203Apr 5, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,333Updated this week
- A logic synthesis tool☆86Sep 8, 2025Updated 6 months ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated 2 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- IDEA project source files☆112Oct 15, 2025Updated 5 months ago
- OpenSTA engine☆555Updated this week
- AIGER And-Inverter-Graph Library☆98Feb 17, 2026Updated last month
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- Collection of digital hardware modules & projects (benchmarks)☆85Feb 27, 2026Updated 3 weeks ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆41Dec 24, 2025Updated 2 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆691Dec 26, 2025Updated 2 months ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆40Jun 28, 2024Updated last year
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,507Updated this week
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆117May 18, 2023Updated 2 years ago
- C++ truth table library☆65Jul 30, 2025Updated 7 months ago
- Deep learning toolkit-enabled VLSI placement☆956Feb 19, 2026Updated last month
- Reads a state transition system and performs property checking☆90Sep 12, 2025Updated 6 months ago
- A circuit toolkit☆107Feb 23, 2020Updated 6 years ago
- Problems and Results of IWLS 2022 Programming Contest☆22Apr 12, 2025Updated 11 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆500Mar 4, 2026Updated 2 weeks ago
- Niklas Een's ABC/ZZ framework☆24May 14, 2022Updated 3 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,726Sep 15, 2025Updated 6 months ago
- Simple Python interface for ABC☆29May 19, 2023Updated 2 years ago
- SystemVerilog compiler and language services☆985Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- ☆13Dec 31, 2022Updated 3 years ago
- An advanced header-only exact synthesis library☆30Nov 24, 2022Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated last week
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 3 months ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- Icarus Verilog☆3,377Mar 10, 2026Updated last week
- ☆31Apr 23, 2024Updated last year