ABC: System for Sequential Logic Synthesis and Formal Verification
☆1,246Oct 28, 2026Updated this week
Alternatives and similar repositories for abc
Users that are interested in abc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- C++ logic network library☆315Updated this week
- EPFL logic synthesis benchmarks☆273Aug 13, 2026Updated 2 months ago
- Showcase examples for EPFL logic synthesis libraries☆213Apr 5, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,854Updated this week
- OpenSTA engine☆636Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A logic synthesis tool☆91Aug 8, 2026Updated 2 months ago
- Research paper based on or related to ABC.☆75Jun 11, 2026Updated 4 months ago
- IDEA project source files☆115Apr 15, 2026Updated 6 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆153Jul 23, 2025Updated last year
- AIGER And-Inverter-Graph Library☆106Feb 17, 2026Updated 8 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,280Updated this week
- GPU-based logic synthesis tool☆111Mar 31, 2026Updated 6 months ago
- Collection of digital hardware modules & projects (benchmarks)☆113Feb 27, 2026Updated 8 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,238Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆48Apr 10, 2026Updated 6 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆721Dec 26, 2025Updated 10 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆46Jul 17, 2024Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year
- C++ truth table library☆69Jul 30, 2025Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆32Dec 23, 2025Updated 10 months ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆43Jun 28, 2024Updated 2 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆124May 18, 2023Updated 3 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆559Oct 15, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A circuit toolkit☆108Feb 23, 2020Updated 6 years ago
- Deep learning toolkit-enabled VLSI placement☆1,060Jul 18, 2026Updated 3 months ago
- Reads a state transition system and performs property checking☆94Sep 12, 2025Updated last year
- Problems and Results of IWLS 2022 Programming Contest☆24Apr 12, 2025Updated last year
- SystemVerilog compiler and language services☆1,173Updated this week
- Simple Python interface for ABC☆28May 19, 2023Updated 3 years ago
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,988Mar 25, 2026Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆680Updated this week
- Hardware Formal Verification Tool☆123Updated this week
- Niklas Een's ABC/ZZ framework☆25May 14, 2022Updated 4 years ago
- EDA physical synthesis optimization kit☆69Nov 13, 2023Updated 2 years ago
- Circuit IR Compilers and Tools☆2,269Updated this week
- Icarus Verilog☆3,704Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,041Updated this week