ABC: System for Sequential Logic Synthesis and Formal Verification
☆1,216Aug 25, 2026Updated this week
Alternatives and similar repositories for abc
Users that are interested in abc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- C++ logic network library☆304Aug 7, 2026Updated 3 weeks ago
- EPFL logic synthesis benchmarks☆263Aug 13, 2026Updated 2 weeks ago
- Showcase examples for EPFL logic synthesis libraries☆208Apr 5, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,715Updated this week
- A logic synthesis tool☆90Aug 8, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Research paper based on or related to ABC.☆74Jun 11, 2026Updated 2 months ago
- IDEA project source files☆115Apr 15, 2026Updated 4 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆152Jul 23, 2025Updated last year
- OpenSTA engine☆610Updated this week
- AIGER And-Inverter-Graph Library☆105Feb 17, 2026Updated 6 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,259Updated this week
- Collection of digital hardware modules & projects (benchmarks)☆108Feb 27, 2026Updated 6 months ago
- GPU-based logic synthesis tool☆110Mar 31, 2026Updated 4 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆32Dec 23, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆47Apr 10, 2026Updated 4 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆713Dec 26, 2025Updated 8 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆45Jul 17, 2024Updated 2 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆42Jun 28, 2024Updated 2 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,032Updated this week
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆122May 18, 2023Updated 3 years ago
- C++ truth table library☆68Jul 30, 2025Updated last year
- Deep learning toolkit-enabled VLSI placement☆1,046Jul 18, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Reads a state transition system and performs property checking☆93Sep 12, 2025Updated 11 months ago
- A circuit toolkit☆108Feb 23, 2020Updated 6 years ago
- Problems and Results of IWLS 2022 Programming Contest☆24Apr 12, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆542Aug 5, 2026Updated 3 weeks ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,919Mar 25, 2026Updated 5 months ago
- Niklas Een's ABC/ZZ framework☆25May 14, 2022Updated 4 years ago
- Simple Python interface for ABC☆28May 19, 2023Updated 3 years ago
- SystemVerilog compiler and language services☆1,124Updated this week
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Updated this week
- ☆14Dec 31, 2022Updated 3 years ago
- EDA physical synthesis optimization kit☆69Nov 13, 2023Updated 2 years ago
- An advanced header-only exact synthesis library☆32Nov 24, 2022Updated 3 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆348Jan 5, 2026Updated 7 months ago
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆31Jun 23, 2025Updated last year