Alternatives and similar repositories for abc

Users that are interested in abc are comparing it to the libraries listed below

• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,173Updated last week
• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆527Updated this week
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆219Updated last week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆886Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆479Updated last week
• OpenTimer / OpenTimer
  A High-performance Timing Analysis Tool for VLSI Systems
  ☆676Updated 4 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆677Updated last week
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆521Updated this week
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆757Updated last year
• lsils / mockturtle
  C++ logic network library
  ☆262Updated 2 months ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,695Updated 3 months ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆201Updated last year
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆617Updated 3 years ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆426Updated 2 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆747Updated 3 weeks ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆349Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆622Updated last week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆724Updated last week
• limbo018 / DREAMPlace
  Deep learning toolkit-enabled VLSI placement
  ☆895Updated 2 weeks ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆966Updated last month
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,161Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆742Updated 2 months ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,206Updated last month
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆878Updated last week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,414Updated last week
• The-OpenROAD-Project / RePlAce
  RePlAce global placement tool
  ☆241Updated 5 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,686Updated last week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,144Updated 6 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆675Updated last week
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,082Updated 4 months ago