Optimization results for superconducting electronic (SCE) circuits
☆19Dec 5, 2023Updated 2 years ago
Alternatives and similar repositories for SCE-benchmarks
Users that are interested in SCE-benchmarks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- EPFL logic synthesis benchmarks☆259May 6, 2026Updated 2 months ago
- C++ header-only reasoning library☆19Jul 11, 2024Updated 2 years ago
- C++ header-only exact synthesis library☆19Jan 18, 2023Updated 3 years ago
- Problems and Results of IWLS 2022 Programming Contest☆24Apr 12, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- C++ logic network library☆298Jun 30, 2026Updated 3 weeks ago
- ☆12Jul 3, 2020Updated 6 years ago
- Parameterized verification framework (PCells, DRC, LVS) for Superconducting and Quantum Electronics.☆18Oct 11, 2019Updated 6 years ago
- Showcase examples for EPFL logic synthesis libraries☆208Apr 5, 2024Updated 2 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆35Jul 13, 2026Updated last week
- RSFQ cell library☆45Mar 21, 2023Updated 3 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆42Jun 28, 2024Updated 2 years ago
- Guidebook for IC PhD life at EPFL☆21Mar 2, 2026Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …