lsils / SCE-benchmarksLinks
Optimization results for superconducting electronic (SCE) circuits
☆17Updated 2 years ago
Alternatives and similar repositories for SCE-benchmarks
Users that are interested in SCE-benchmarks are comparing it to the libraries listed below
Sorting:
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated 3 weeks ago
- A logic synthesis tool☆83Updated 3 months ago
- GPU-based logic synthesis tool☆97Updated last month
- ☆77Updated 2 weeks ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆60Updated 11 months ago
- IDEA project source files☆111Updated 2 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- C++ header-only exact synthesis library☆18Updated 2 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆38Updated last year
- DATC Robust Design Flow.☆36Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- ☆107Updated 6 years ago
- ☆26Updated 4 years ago
- ☆13Updated 3 years ago
- DATC RDF☆50Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 6 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- A LEF/DEF Utility.☆33Updated 6 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- UCSD Detailed Router☆94Updated 4 years ago
- OpenDesign Flow Database☆17Updated 7 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Updated 5 years ago
- ☆29Updated last year
- ☆33Updated 5 years ago
- C++ logic network library☆272Updated 3 months ago