Alternatives and similar repositories for SCE-benchmarks

Users that are interested in SCE-benchmarks are comparing it to the libraries listed below

• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆59Updated last week
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆27Updated 5 years ago
• scale-lab / BLASYS
  An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
  ☆31Updated last year
• ehw-fit / ariths-gen
  Generator of arithmetic circuits (multipliers, adders) and approximate circuits
  ☆35Updated 5 months ago
• pulp-platform / ELAU
  ☆19Updated last year
• upscale-project / aqed-dac2020-results
  Source files to reproduce the results shown for A-QED at DAC 2020
  ☆8Updated 4 years ago
• IntelLabs / FloorSet
  ☆73Updated last month
• nbulsi / also
  A logic synthesis tool
  ☆74Updated last week
• aolofsson / POSH
  ☆44Updated 5 years ago
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆82Updated 2 months ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆18Updated 4 years ago
• lsils / percy
  C++ header-only exact synthesis library
  ☆17Updated 2 years ago
• aolofsson / IDEA
  ☆33Updated 5 years ago
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆49Updated 7 months ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆107Updated 8 months ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆25Updated 5 months ago
• Xilinx / fpga24_routing_contest
  Runtime-First FPGA Interchange Routing Contest @ FPGA’24
  ☆33Updated last month
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆51Updated 4 years ago
• pku-dasys / cocoon
  An infrastructure for integrated EDA
  ☆41Updated last year
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆36Updated last year
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 5 years ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆34Updated 8 months ago
• shailja-thakur / AutoChip
  ☆29Updated 4 months ago
• pkuzjx / eda-collection
  ☆105Updated 5 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆83Updated 3 weeks ago
• daitoto / EDA-wiki
  EDA wiki
  ☆54Updated 2 years ago
• lnis-uofu / ML-Mapper
  ☆11Updated 2 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆27Updated 2 years ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆18Updated 2 months ago
• jinwookjungs / lefdef_util
  A LEF/DEF Utility.
  ☆31Updated 5 years ago