Optimization results for superconducting electronic (SCE) circuits
☆18Dec 5, 2023Updated 2 years ago
Alternatives and similar repositories for SCE-benchmarks
Users that are interested in SCE-benchmarks are comparing it to the libraries listed below
Sorting:
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- EPFL logic synthesis benchmarks☆233Mar 3, 2026Updated 2 weeks ago
- C++ header-only reasoning library☆16Jul 11, 2024Updated last year
- Using e-graphs for logic synthesis (ICCAD'25)☆33Updated this week
- C++ header-only exact synthesis library☆17Jan 18, 2023Updated 3 years ago
- Problems and Results of IWLS 2022 Programming Contest☆22Apr 12, 2025Updated 11 months ago
- C++ logic network library☆281Sep 30, 2025Updated 5 months ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 3 years ago
- Lithology identification by using well log data is an initial and fundamental step within petroleum geosciences☆14Jul 13, 2024Updated last year
- C++ parsing library for simple formats used in logic synthesis and formal verification☆40Jun 28, 2024Updated last year
- ☆10Sep 7, 2023Updated 2 years ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- A bash script for an automated Rosetta Abinitio folding simulation on an HPC☆11Aug 29, 2020Updated 5 years ago
- Showcase examples for EPFL logic synthesis libraries☆203Apr 5, 2024Updated last year
- Problems and Results of IWLS 2023 Programming Contest☆17Apr 12, 2025Updated 11 months ago
- Guidebook for IC PhD life at EPFL☆20Mar 2, 2026Updated 2 weeks ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- This repository includes code for the paper: Lithology Identification Based on One-dimensional Convolutional Neural Network and Recurrent…☆17Jul 5, 2022Updated 3 years ago
- GDSII file format links☆14May 4, 2020Updated 5 years ago
- ☆41Oct 9, 2025Updated 5 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 3 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆20Dec 10, 2024Updated last year
- ☆16May 11, 2018Updated 7 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆119May 14, 2025Updated 10 months ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated 3 weeks ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- original 8bit CPU of ICF3-Z☆12Feb 20, 2020Updated 6 years ago
- ☆10Dec 11, 2022Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Chronos: Zero-Shot Identification of Libraries from Vulnerability Reports (ICSE 2023, Technical Track)☆11Jul 23, 2023Updated 2 years ago
- Code for our TMLR paper "Distributional GFlowNets with Quantile Flows".☆13Feb 14, 2024Updated 2 years ago
- ☆18May 1, 2024Updated last year
- Tools to help with LaTeX paper writing☆17Aug 15, 2023Updated 2 years ago
- An advanced header-only exact synthesis library☆30Nov 24, 2022Updated 3 years ago
- oneAPI Deep Neural Network Library (oneDNN)☆10Feb 2, 2022Updated 4 years ago
- RevKit: Python quantum compilation library and framework☆31Apr 29, 2019Updated 6 years ago
- Niklas Een's ABC/ZZ framework☆24May 14, 2022Updated 3 years ago
- Encodes and decodes CWT, EAT and similar format tokens. It supports COSE format signing and verification as well as the UCCS unsigned for…☆11Jul 23, 2022Updated 3 years ago
- Notionに毎日新しいarXiv論文のアブストラクト日本語訳 + αを表示するスクリプト☆13Jan 22, 2023Updated 3 years ago