Optimization results for superconducting electronic (SCE) circuits
☆19Dec 5, 2023Updated 2 years ago
Alternatives and similar repositories for SCE-benchmarks
Users that are interested in SCE-benchmarks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- RSFQ cell library☆46Mar 21, 2023Updated 3 years ago
- EPFL logic synthesis benchmarks☆273Aug 13, 2026Updated 2 months ago
- C++ header-only reasoning library☆19Jul 11, 2024Updated 2 years ago
- C++ header-only exact synthesis library☆19Jan 18, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- C++ logic network library☆315Updated this week
- ☆13Jul 3, 2020Updated 6 years ago
- Parameterized verification framework (PCells, DRC, LVS) for Superconducting and Quantum Electronics.☆19Oct 11, 2019Updated 7 years ago
- Showcase examples for EPFL logic synthesis libraries☆213Apr 5, 2024Updated 2 years ago
- GPU-based logic synthesis tool☆111Mar 31, 2026Updated 6 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆38Aug 28, 2026Updated 2 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆23Dec 20, 2018Updated 7 years ago
- Guidebook for IC PhD life at EPFL☆19Sep 25, 2026Updated last month
- C++ parsing library for simple formats used in logic synthesis and formal verification☆43Jun 28, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- gHyPart: GPU-friendly End-to-End Hypergraph Partitioner☆12Feb 6, 2025Updated last year
- ☆13Oct 13, 2025Updated last year
- C++ truth table library☆69Jul 30, 2025Updated last year
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆37Aug 21, 2024Updated 2 years ago
- A tool for solving the satisfiability and validity problems for modal fixpoint logics.☆11Oct 11, 2025Updated last year
- SystemC-Based Simulator for Early Exploration of Networks On-Chip☆13Oct 25, 2019Updated 7 years ago
- ☆10Feb 8, 2023Updated 3 years ago
- ☆21Oct 28, 2024Updated 2 years ago
- ICCAD contest - System-level FPGA Routing with Timing Division Multiplexing Technique☆13Sep 6, 2019Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Problems and Results of IWLS 2023 Programming Contest☆18Apr 12, 2025Updated last year
- The ANUBIS benchmark suite for Incremental Synthesis☆13Dec 15, 2020Updated 5 years ago
- A Boolean circuit minimizer☆18Sep 14, 2026Updated last month
- IDEA project source files☆115Apr 15, 2026Updated 6 months ago
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆39Oct 13, 2026Updated 2 weeks ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆16Feb 22, 2026Updated 8 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆34Jan 17, 2020Updated 6 years ago
- ☆10Dec 11, 2022Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆153Jul 23, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆45Apr 7, 2026Updated 6 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆27May 29, 2022Updated 4 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆125May 14, 2025Updated last year
- Open Source AES☆31Oct 6, 2025Updated last year
- Encodes and decodes CWT, EAT and similar format tokens. It supports COSE format signing and verification as well as the UCCS unsigned for…☆11Jul 23, 2022Updated 4 years ago
- ☆185Nov 12, 2022Updated 3 years ago
- oneAPI Deep Neural Network Library (oneDNN)☆10Feb 2, 2022Updated 4 years ago