lsils / SCE-benchmarksLinks
Optimization results for superconducting electronic (SCE) circuits
☆13Updated last year
Alternatives and similar repositories for SCE-benchmarks
Users that are interested in SCE-benchmarks are comparing it to the libraries listed below
Sorting:
- C++ header-only exact synthesis library☆17Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- ☆24Updated last year
- OpenDesign Flow Database☆16Updated 6 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- ☆11Updated 2 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- ☆16Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated 11 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆34Updated 4 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Updated 8 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- ☆25Updated 2 years ago
- An advanced header-only exact synthesis library☆26Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 5 months ago
- ☆18Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- The ANUBIS benchmark suite for Incremental Synthesis☆12Updated 4 years ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- Open-source RTL logic simulator with CUDA acceleration☆18Updated last week
- Research paper based on or related to ABC.☆43Updated last week
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 6 months ago
- ☆33Updated 5 years ago
- DATC RDF☆51Updated 4 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆27Updated last week
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆30Updated 9 months ago