Optimization results for superconducting electronic (SCE) circuits
☆19Dec 5, 2023Updated 2 years ago
Alternatives and similar repositories for SCE-benchmarks
Users that are interested in SCE-benchmarks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- EPFL logic synthesis benchmarks☆266Aug 13, 2026Updated last month
- C++ header-only reasoning library☆19Jul 11, 2024Updated 2 years ago
- C++ header-only exact synthesis library☆19Jan 18, 2023Updated 3 years ago
- Problems and Results of IWLS 2022 Programming Contest☆24Apr 12, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- C++ logic network library☆306Aug 29, 2026Updated 3 weeks ago
- ☆13Jul 3, 2020Updated 6 years ago
- Parameterized verification framework (PCells, DRC, LVS) for Superconducting and Quantum Electronics.☆19Oct 11, 2019Updated 6 years ago
- Showcase examples for EPFL logic synthesis libraries☆210Apr 5, 2024Updated 2 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆37Aug 28, 2026Updated 3 weeks ago
- RSFQ cell library☆45Mar 21, 2023Updated 3 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆43Jun 28, 2024Updated 2 years ago
- Guidebook for IC PhD life at EPFL☆21Sep 9, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆37Aug 21, 2024Updated 2 years ago
- Superconductor Circuit Simulator☆108Dec 19, 2025Updated 9 months ago
- ☆11Sep 7, 2023Updated 3 years ago
- GPU-based logic synthesis tool☆111Mar 31, 2026Updated 5 months ago
- ☆21Oct 28, 2024Updated last year
- Problems and Results of IWLS 2023 Programming Contest☆18Apr 12, 2025Updated last year
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- ☆45Apr 7, 2026Updated 5 months ago
- GDSII file format links☆14May 4, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆37Updated this week
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆27May 29, 2022Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆152Jul 23, 2025Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆34Jan 17, 2020Updated 6 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆29Sep 21, 2021Updated 4 years ago
- original 8bit CPU of ICF3-Z☆12Feb 20, 2020Updated 6 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆122May 14, 2025Updated last year
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆16Feb 22, 2026Updated 6 months ago
- ☆16May 11, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Dec 11, 2022Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- ☆17Jul 28, 2026Updated last month
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 7 years ago
- Modeling and Analysis of Superconducting Quantum Circuits☆13Feb 22, 2021Updated 5 years ago
- An advanced header-only exact synthesis library☆32Nov 24, 2022Updated 3 years ago
- ☆18May 1, 2024Updated 2 years ago