alanminko / iwls2023-ls-contest
Problems and Results of IWLS 2023 Programming Contest
☆16Updated last year
Alternatives and similar repositories for iwls2023-ls-contest:
Users that are interested in iwls2023-ls-contest are comparing it to the libraries listed below
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆22Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- ☆28Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- ☆14Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆17Updated 6 months ago
- Awesome machine learning for logic synthesis☆25Updated 2 years ago
- ☆15Updated 2 years ago
- ☆25Updated 11 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- GNN-RE datasets for circuit recognition☆41Updated last year
- ☆17Updated this week
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆45Updated 2 weeks ago
- ☆51Updated 5 months ago
- ☆11Updated 2 years ago
- Simple Python interface for ABC☆23Updated last year
- ☆76Updated last month
- ☆21Updated 2 years ago
- ☆29Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆124Updated 5 months ago
- ☆16Updated 4 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 3 months ago
- ☆41Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆51Updated 4 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆28Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆44Updated 6 months ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆111Updated last year
- This is a repo to store circuit design datasets☆15Updated last year