alanminko / iwls2023-ls-contest
Problems and Results of IWLS 2023 Programming Contest
☆14Updated last year
Related projects: ⓘ
- Problems and Results of IWLS 2022 Programming Contest☆16Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆17Updated 2 years ago
- Awesome machine learning for logic synthesis☆23Updated last year
- GNN-RE datasets for circuit recognition☆37Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆107Updated last month
- ☆18Updated 4 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆45Updated 2 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆37Updated last year
- ☆24Updated 9 months ago
- Benchmarks for Approximate Circuit Synthesis☆12Updated 4 years ago
- GPU-based logic synthesis tool☆65Updated 2 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆58Updated 3 weeks ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆16Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆25Updated 3 years ago
- ☆14Updated last year
- ☆39Updated 2 months ago
- ☆14Updated 3 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆17Updated 11 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆16Updated 3 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated 10 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆15Updated 2 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆20Updated 2 months ago
- Research paper based on or related to ABC.☆14Updated this week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆28Updated 3 months ago
- Simple Python interface for ABC☆21Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆100Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆54Updated 5 months ago
- Artificial Netlist Generator☆29Updated 6 months ago
- ☆29Updated 11 months ago
- ☆12Updated 10 months ago