alanminko / iwls2023-ls-contestView external linksLinks
Problems and Results of IWLS 2023 Programming Contest
☆16Apr 12, 2025Updated 10 months ago
Alternatives and similar repositories for iwls2023-ls-contest
Users that are interested in iwls2023-ls-contest are comparing it to the libraries listed below
Sorting:
- Problems and Results of IWLS 2022 Programming Contest☆21Apr 12, 2025Updated 10 months ago
- ☆31Dec 2, 2023Updated 2 years ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆32Feb 8, 2026Updated last week
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Jan 8, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC☆12Dec 5, 2019Updated 6 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆30Apr 23, 2024Updated last year
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- ☆15May 24, 2023Updated 2 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- Machine Learning for Mathematics and Logics☆16Apr 1, 2025Updated 10 months ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated 3 weeks ago
- EPFL logic synthesis benchmarks☆227Nov 18, 2025Updated 2 months ago
- C++ header-only exact synthesis library☆17Jan 18, 2023Updated 3 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆49Dec 21, 2025Updated last month
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Dec 23, 2024Updated last year
- ☆21Nov 18, 2022Updated 3 years ago
- ☆98Jun 24, 2025Updated 7 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Integer Multiplier Generator for Verilog☆23Jul 4, 2025Updated 7 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆107Jul 2, 2025Updated 7 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated last month
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆184Jun 15, 2025Updated 8 months ago
- ☆28Nov 10, 2020Updated 5 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Aug 4, 2023Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Aug 15, 2025Updated 6 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆41May 29, 2025Updated 8 months ago
- 21st century electronic design automation tools, written in Rust.☆36Updated this week