alanminko / iwls2023-ls-contest
Problems and Results of IWLS 2023 Programming Contest
☆14Updated last year
Related projects ⓘ
Alternatives and complementary repositories for iwls2023-ls-contest
- Problems and Results of IWLS 2022 Programming Contest☆16Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆15Updated last month
- Awesome machine learning for logic synthesis☆24Updated 2 years ago
- ☆9Updated last year
- ☆27Updated 11 months ago
- ☆14Updated last year
- Research paper based on or related to ABC.☆15Updated last week
- ☆20Updated 6 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆19Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- GPU-based logic synthesis tool☆68Updated 4 months ago
- GNN-RE datasets for circuit recognition☆38Updated last year
- ☆14Updated 3 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆40Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆17Updated last year
- Benchmarks for Approximate Circuit Synthesis☆13Updated 4 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆19Updated last year
- ☆45Updated last month
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆25Updated 4 months ago
- ☆12Updated 2 years ago
- ☆72Updated last month
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- Artificial Netlist Generator☆33Updated 8 months ago
- ☆12Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- ☆29Updated last year
- ☆12Updated last year