Yu-Maryland / GamoraView external linksLinks
Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
☆56Jan 8, 2025Updated last year
Alternatives and similar repositories for Gamora
Users that are interested in Gamora are comparing it to the libraries listed below
Sorting:
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 2 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 6 months ago
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 3 years ago
- ☆30Apr 23, 2024Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- ☆16May 24, 2023Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆25Jan 7, 2026Updated last month
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Jul 12, 2023Updated 2 years ago
- Problems and Results of IWLS 2023 Programming Contest☆16Apr 12, 2025Updated 10 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Problems and Results of IWLS 2022 Programming Contest☆21Apr 12, 2025Updated 10 months ago
- ☆20Oct 27, 2022Updated 3 years ago
- ☆31Dec 2, 2023Updated 2 years ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 3 months ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Apr 9, 2025Updated 10 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 8 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- Integer Multiplier Generator for Verilog☆23Jul 4, 2025Updated 7 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆67May 14, 2025Updated 9 months ago
- ☆27Jun 25, 2024Updated last year
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- C++ logic network library☆275Sep 30, 2025Updated 4 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week
- EPFL logic synthesis benchmarks☆227Nov 18, 2025Updated 2 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- Showcase examples for EPFL logic synthesis libraries☆202Apr 5, 2024Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago