Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
☆58Jan 8, 2025Updated last year
Alternatives and similar repositories for Gamora
Users that are interested in Gamora are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆149Jul 23, 2025Updated 10 months ago
- GPU-based logic synthesis tool☆104Mar 31, 2026Updated 2 months ago
- GNN-RE datasets for circuit recognition☆58May 16, 2023Updated 3 years ago
- ☆31Apr 23, 2024Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 4 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Problems and Results of IWLS 2023 Programming Contest☆17Apr 12, 2025Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 5 months ago
- ☆17May 24, 2023Updated 3 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆26Jul 12, 2023Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- ☆29Jun 25, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆40Apr 13, 2025Updated last year
- ☆34Dec 2, 2023Updated 2 years ago
- Problems and Results of IWLS 2022 Programming Contest☆24Apr 12, 2025Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆21Oct 27, 2022Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 7 months ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆72May 14, 2025Updated last year
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- C++ logic network library☆293Updated this week
- A circuit-based Boolean satisfiability (SAT) solver☆19Jan 12, 2026Updated 5 months ago
- AIGER And-Inverter-Graph Library☆102Feb 17, 2026Updated 3 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated last year
- ☆19Dec 21, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated last year
- ☆14Oct 8, 2024Updated last year
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,183Jun 8, 2026Updated last week
- Fast Symbolic Repair of Hardware Design Code☆39Jan 20, 2025Updated last year
- Research paper based on or related to ABC.☆72Updated this week
- EPFL logic synthesis benchmarks☆255May 6, 2026Updated last month