Yu-Maryland / GamoraLinks
Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
☆55Updated last year
Alternatives and similar repositories for Gamora
Users that are interested in Gamora are comparing it to the libraries listed below
Sorting:
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- ☆29Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- GPU-based logic synthesis tool☆97Updated last month
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆19Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26Updated 3 years ago
- ☆27Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆61Updated 7 months ago
- ☆20Updated 3 years ago
- ☆44Updated last year
- ☆31Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- Dataset for ML-guided Accelerator Design☆43Updated last year
- ☆59Updated 7 months ago
- ☆18Updated 3 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 9 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated last month
- This is a repo to store circuit design datasets☆19Updated last year
- ☆16Updated 2 years ago
- Using e-graphs for logic synthesis☆30Updated this week
- This is a python repo for flattening Verilog☆20Updated 3 weeks ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆30Updated 8 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago
- GNN-RE datasets for circuit recognition☆56Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago