whaaswijk / percyLinks
An advanced header-only exact synthesis library
☆27Updated 2 years ago
Alternatives and similar repositories for percy
Users that are interested in percy are comparing it to the libraries listed below
Sorting:
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- A circuit toolkit☆105Updated 5 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- C++ truth table library☆59Updated 3 weeks ago
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- ☆17Updated 4 years ago
- C++ logic network library☆245Updated 2 weeks ago
- AIGER And-Inverter-Graph Library☆86Updated 3 weeks ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Showcase examples for EPFL logic synthesis libraries☆195Updated last year
- C++ header-only exact synthesis library☆18Updated 2 years ago
- BTOR2 MLIR project☆26Updated last year
- Collection of test cases for Yosys☆18Updated 3 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- FPGA synthesis tool powered by program synthesis☆51Updated last month
- ☆103Updated 3 years ago
- ☆13Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆81Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆35Updated last year
- ☆22Updated 2 months ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆110Updated 3 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆15Updated 3 years ago
- ILA Model Database☆23Updated 4 years ago
- IDEA project source files☆107Updated last week
- Equivalence checking with Yosys☆45Updated 2 weeks ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago