whaaswijk / percy

Related projects ⓘ

Alternatives and complementary repositories for percy

• lsils / percy
  C++ header-only exact synthesis library
  ☆15Updated last year
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆35Updated 4 months ago
• msoeken / kitty
  C++ truth table library
  ☆51Updated 7 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆61Updated 4 years ago
• lsils / bill
  C++ header-only reasoning library
  ☆11Updated 4 months ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆29Updated 3 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆96Updated 4 years ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆14Updated 8 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆16Updated 10 months ago
• amahzoon / genmul
  ☆14Updated 3 years ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆20Updated 2 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆25Updated 4 months ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆61Updated 5 months ago
• upscale-project / generic-sqed-demo
  ☆11Updated 3 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆61Updated this week
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆17Updated 2 years ago
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• cornell-zhang / datuner
  DATuner Repository
  ☆18Updated 6 years ago
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆47Updated this week
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆15Updated last month
• gipsyh / rIC3
  A high-performance implementation of the IC3/PDR algorithm in Rust.
  ☆18Updated last week
• fangwenji / tacas23-wasim
  ☆12Updated last year
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆17Updated last year
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆47Updated 9 years ago
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆20Updated 2 years ago
• ckchengucsd / ILP-SAT-Detailed-Router
  ILP SAT Detailed Router
  ☆11Updated 4 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆98Updated 2 weeks ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆75Updated 4 months ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆184Updated 7 months ago
• IntelLabs / FloorSet
  ☆53Updated last month