cure-lab / DeepGateLinks
This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".
☆24Updated 2 years ago
Alternatives and similar repositories for DeepGate
Users that are interested in DeepGate are comparing it to the libraries listed below
Sorting:
- ☆31Updated 2 years ago
- ☆16Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 8 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆25Updated 3 years ago
- ☆29Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆74Updated this week
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- ☆20Updated 3 years ago
- GNN-RE datasets for circuit recognition☆54Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆40Updated last year
- GPU-based logic synthesis tool☆97Updated last week
- Research paper based on or related to ABC.☆62Updated 3 weeks ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 5 years ago
- ☆26Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆140Updated 4 months ago
- Simple Python interface for ABC☆26Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated last year
- ☆16Updated 7 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆84Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆44Updated last year
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- ☆26Updated this week
- ☆31Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated 2 weeks ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆28Updated 7 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- ☆41Updated last year