This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".
☆28Jul 12, 2023Updated 3 years ago
Alternatives and similar repositories for DeepGate
Users that are interested in DeepGate are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆36Dec 2, 2023Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆152Jul 23, 2025Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated 2 years ago
- Timing prediction dataset download and instructions.☆19Jun 7, 2023Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆32May 24, 2025Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆27May 29, 2022Updated 4 years ago
- ☆19May 24, 2023Updated 3 years ago
- ☆17Feb 5, 2026Updated 7 months ago
- Python version of tools to work with AIG formatted files☆13Sep 7, 2026Updated last week
- GPU-based logic synthesis tool☆111Mar 31, 2026Updated 5 months ago
- ☆15Oct 8, 2024Updated last year
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- This is the official implementation of ContraNet (NDSS2022).☆22Aug 31, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆34Jan 17, 2020Updated 6 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- ☆18Dec 30, 2023Updated 2 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- ☆17Jul 21, 2025Updated last year
- ☆27Apr 24, 2021Updated 5 years ago
- Research paper based on or related to ABC.☆74Jun 11, 2026Updated 3 months ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- EPFL logic synthesis benchmarks☆266Aug 13, 2026Updated last month
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆21Jan 17, 2026Updated 8 months ago
- Lithography Hotspot detection using Deep Learning. Source code for the paper.☆21Dec 17, 2018Updated 7 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆30Apr 9, 2025Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 4 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated last year
- Showcase examples for EPFL logic synthesis libraries☆210Apr 5, 2024Updated 2 years ago
- ☆26Nov 7, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- An Extensible Framework for Hardware Verification and Debugging☆17Sep 14, 2022Updated 4 years ago
- ☆21Oct 27, 2022Updated 3 years ago
- A logic synthesis tool☆90Aug 8, 2026Updated last month
- C++ logic network library☆306Aug 29, 2026Updated 3 weeks ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆68Apr 4, 2022Updated 4 years ago
- Craft your EDA toolchain with GRH IR☆19Updated this week