This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".
☆28Jul 12, 2023Updated 3 years ago
Alternatives and similar repositories for DeepGate
Users that are interested in DeepGate are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆36Dec 2, 2023Updated 2 years ago
- ☆18May 24, 2023Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆151Jul 23, 2025Updated 11 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Timing prediction dataset download and instructions.☆19Jun 7, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆27May 24, 2025Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 4 years ago
- ☆15Feb 5, 2026Updated 5 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated last year
- GPU-based logic synthesis tool☆107Mar 31, 2026Updated 3 months ago
- ☆15Oct 8, 2024Updated last year
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- This is the official implementation of ContraNet (NDSS2022).☆22Aug 31, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆32Jan 17, 2020Updated 6 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- ☆18Dec 30, 2023Updated 2 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- ☆17Jul 21, 2025Updated last year
- ☆27Apr 24, 2021Updated 5 years ago
- Research paper based on or related to ABC.☆72Jun 11, 2026Updated last month
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- EPFL logic synthesis benchmarks☆259May 6, 2026Updated 2 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆19Jan 17, 2026Updated 6 months ago
- Lithography Hotspot detection using Deep Learning. Source code for the paper.☆21Dec 17, 2018Updated 7 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 2 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Showcase examples for EPFL logic synthesis libraries☆208Apr 5, 2024Updated 2 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- ☆26Nov 7, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- An Extensible Framework for Hardware Verification and Debugging☆17Sep 14, 2022Updated 3 years ago
- ☆30Jun 25, 2024Updated 2 years ago
- ☆21Oct 27, 2022Updated 3 years ago
- A logic synthesis tool☆90Apr 20, 2026Updated 3 months ago
- C++ logic network library☆298Jun 30, 2026Updated 3 weeks ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆67Apr 4, 2022Updated 4 years ago