cure-lab / DeepGate
This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".
☆19Updated last year
Related projects ⓘ
Alternatives and complementary repositories for DeepGate
- ☆14Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated this week
- ☆20Updated 6 months ago
- ☆27Updated 11 months ago
- ☆11Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated last month
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆45Updated 5 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆18Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- GNN-RE datasets for circuit recognition☆38Updated last year
- GPU-based logic synthesis tool☆67Updated 3 months ago
- Collection of digital hardware modules & projects (benchmarks)☆31Updated last week
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆39Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 2 months ago
- ☆21Updated 4 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆15Updated last month
- Awesome machine learning for logic synthesis☆24Updated 2 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆58Updated 2 weeks ago
- ☆15Updated 2 years ago
- ☆9Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated last week
- Simple Python interface for ABC☆23Updated last year
- Research paper based on or related to ABC.☆15Updated 2 weeks ago
- This is a repo to store circuit design datasets☆15Updated 9 months ago
- Dataset for ML-guided Accelerator Design☆31Updated 7 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆13Updated last month
- This is a python repo for flattening Verilog☆12Updated 3 weeks ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago