This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".
☆25Jul 12, 2023Updated 2 years ago
Alternatives and similar repositories for DeepGate
Users that are interested in DeepGate are comparing it to the libraries listed below
Sorting:
- ☆33Dec 2, 2023Updated 2 years ago
- ☆15May 24, 2023Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 3 years ago
- Timing prediction dataset download and instructions.☆18Jun 7, 2023Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- ☆14Oct 8, 2024Updated last year
- DeepGate3 for ICCAD2024☆13May 26, 2025Updated 9 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 10 months ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- This is the official implementation of ContraNet (NDSS2022).☆21Aug 31, 2023Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- ☆16Dec 30, 2023Updated 2 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated 2 months ago
- ☆26Apr 24, 2021Updated 4 years ago
- EPFL logic synthesis benchmarks☆233Mar 3, 2026Updated 2 weeks ago
- Lithography Hotspot detection using Deep Learning. Source code for the paper.☆21Dec 17, 2018Updated 7 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Showcase examples for EPFL logic synthesis libraries☆203Apr 5, 2024Updated last year
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- ☆28Jun 25, 2024Updated last year
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- C++ logic network library☆281Sep 30, 2025Updated 5 months ago
- An Extensible Framework for Hardware Verification and Debugging☆18Sep 14, 2022Updated 3 years ago
- A logic synthesis tool☆86Sep 8, 2025Updated 6 months ago
- ☆25Nov 7, 2024Updated last year
- ASTRAN - Automatic Synthesis of Transistor Networks☆66Apr 4, 2022Updated 3 years ago
- ☆20Oct 27, 2022Updated 3 years ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- AIGER And-Inverter-Graph Library☆98Feb 17, 2026Updated last month
- An advanced circuit-based sat solver☆36Feb 24, 2025Updated last year
- A circuit toolkit☆107Feb 23, 2020Updated 6 years ago