AIGER And-Inverter-Graph Library
☆97Feb 17, 2026Updated 2 weeks ago
Alternatives and similar repositories for aiger
Users that are interested in aiger are comparing it to the libraries listed below
Sorting:
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- An advanced circuit-based sat solver☆36Feb 24, 2025Updated last year
- Reads a state transition system and performs property checking☆90Sep 12, 2025Updated 5 months ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated last month
- Hardware Formal Verification Tool☆88Updated this week
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 5 months ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆64May 31, 2015Updated 10 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 3 months ago
- A logic synthesis tool☆84Sep 8, 2025Updated 5 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,129Feb 27, 2026Updated last week
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 10 months ago
- EPFL logic synthesis benchmarks☆231Nov 18, 2025Updated 3 months ago
- C++ logic network library☆279Sep 30, 2025Updated 5 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆49Dec 21, 2025Updated 2 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- Showcase examples for EPFL logic synthesis libraries☆202Apr 5, 2024Updated last year
- ☆19Dec 21, 2020Updated 5 years ago
- BoSy is a reactive synthesis tool based on constraint-solving☆19Aug 3, 2023Updated 2 years ago
- ☆13Dec 31, 2022Updated 3 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- IC3PO: IC3 for Proving Protocol Properties☆28Sep 10, 2024Updated last year
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆32Feb 8, 2026Updated 3 weeks ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- ☆15Nov 9, 2022Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆85Feb 27, 2026Updated last week
- ☆27Jun 25, 2024Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago