arminbiere / aigerLinks
AIGER And-Inverter-Graph Library
☆79Updated 2 weeks ago
Alternatives and similar repositories for aiger
Users that are interested in aiger are comparing it to the libraries listed below
Sorting:
- Research paper based on or related to ABC.☆44Updated 2 weeks ago
- Reads a state transition system and performs property checking☆83Updated 3 months ago
- Hardware Formal Verification Tool☆55Updated this week
- A generic parser and tool package for the BTOR2 format.☆41Updated last month
- An advanced circuit-based sat solver☆22Updated 3 months ago
- A high-efficiency hybrid solving CEC algorithm☆12Updated 2 years ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆79Updated this week
- A logic synthesis tool☆74Updated this week
- EPFL logic synthesis benchmarks☆199Updated last month
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 8 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆49Updated 5 months ago
- An advanced header-only exact synthesis library☆26Updated 2 years ago
- C++ logic network library☆232Updated last month
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆28Updated last month
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆14Updated 2 years ago
- ☆22Updated last week
- Showcase examples for EPFL logic synthesis libraries☆194Updated last year
- Problems and Results of IWLS 2022 Programming Contest☆19Updated 2 months ago
- Recent papers related to hardware formal verification.☆70Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆19Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Pono: A flexible and extensible SMT-based model checker☆103Updated this week
- LLM Evaluation Benchmark on Hardware Formal Verification☆21Updated 2 months ago
- ☆12Updated 2 years ago
- ☆13Updated 4 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 6 months ago
- ☆16Updated 4 years ago