Alternatives and similar repositories for aiger:

Users that are interested in aiger are comparing it to the libraries listed below

• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆79Updated 2 months ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆48Updated this week
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆72Updated 4 years ago
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆36Updated this week
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated 4 months ago
• HybridCEC / Hybrid-CEC
  A high-efficiency hybrid solving CEC algorithm
  ☆11Updated last year
• nbulsi / also
  A logic synthesis tool
  ☆73Updated 3 weeks ago
• lsils / mockturtle
  C++ logic network library
  ☆229Updated this week
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆67Updated this week
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆45Updated 3 months ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆29Updated 9 months ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆101Updated this week
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆25Updated 2 years ago
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆14Updated 2 years ago
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆9Updated 6 months ago
• Gy-Hu / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆70Updated last year
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆76Updated 10 months ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆187Updated 8 months ago
• shaowei-cai-group / X-SAT
  An advanced circuit-based sat solver
  ☆21Updated 2 months ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆194Updated last year
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆55Updated this week
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆15Updated 6 years ago
• alanminko / iwls2022-ls-contest
  Problems and Results of IWLS 2022 Programming Contest
  ☆18Updated 3 weeks ago
• amahzoon / genmul
  ☆16Updated 4 years ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆26Updated 5 years ago
• panhomyoung / phyLS
  A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…
  ☆26Updated last week
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆25Updated 2 years ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆13Updated last month