arminbiere / aigerLinks
AIGER And-Inverter-Graph Library
☆78Updated last week
Alternatives and similar repositories for aiger
Users that are interested in aiger are comparing it to the libraries listed below
Sorting:
- Research paper based on or related to ABC.☆43Updated last week
- Hardware Formal Verification Tool☆52Updated this week
- Reads a state transition system and performs property checking☆81Updated 3 months ago
- CoreIR Symbolic Analyzer☆72Updated 4 years ago
- A high-efficiency hybrid solving CEC algorithm☆11Updated 2 years ago
- A logic synthesis tool☆73Updated last month
- A generic parser and tool package for the BTOR2 format.☆41Updated 3 weeks ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- EPFL logic synthesis benchmarks☆191Updated 2 weeks ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 7 months ago
- Pono: A flexible and extensible SMT-based model checker☆102Updated this week
- C++ logic network library☆232Updated 2 weeks ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆72Updated this week
- An advanced circuit-based sat solver☆22Updated 3 months ago
- Recent papers related to hardware formal verification.☆70Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated last month
- ☆12Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆14Updated 2 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- ☆16Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆21Updated last month
- Problems and Results of IWLS 2022 Programming Contest☆19Updated last month
- Showcase examples for EPFL logic synthesis libraries☆194Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated 10 months ago
- ☆21Updated this week
- A Formal Verification Framework for Chisel☆18Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago