arminbiere / aigerLinks
AIGER And-Inverter-Graph Library
☆88Updated 2 months ago
Alternatives and similar repositories for aiger
Users that are interested in aiger are comparing it to the libraries listed below
Sorting:
- Research paper based on or related to ABC.☆53Updated 3 months ago
- Reads a state transition system and performs property checking☆87Updated last month
- An advanced circuit-based sat solver☆29Updated 8 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- ☆18Updated 4 years ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- A logic synthesis tool☆82Updated last month
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- A generic parser and tool package for the BTOR2 format.☆43Updated last month
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated last year
- C++ logic network library☆257Updated 3 weeks ago
- Hardware Formal Verification Tool☆67Updated last week
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 2 years ago
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- EPFL logic synthesis benchmarks☆214Updated 3 weeks ago
- Showcase examples for EPFL logic synthesis libraries☆198Updated last year
- ☆12Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆15Updated 3 years ago
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆90Updated this week
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated last year
- ☆41Updated last year
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 6 months ago
- Equivalence checking with Yosys☆49Updated 2 weeks ago
- Collection of digital hardware modules & projects (benchmarks)☆63Updated last month
- An advanced header-only exact synthesis library☆29Updated 2 years ago
- Recent papers related to hardware formal verification.☆73Updated 2 years ago
- ☆24Updated 2 weeks ago
- ☆13Updated 4 years ago