arminbiere / aiger
AIGER And-Inverter-Graph Library
☆61Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for aiger
- Reads a state transition system and performs property checking☆76Updated 2 weeks ago
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- A generic parser and tool package for the BTOR2 format.☆40Updated 2 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆25Updated 4 months ago
- Research paper based on or related to ABC.☆15Updated last week
- AMulet 2. - A better AIG Multiplier Examination Tool☆20Updated 2 years ago
- A logic synthesis tool☆68Updated 2 years ago
- A high-performance implementation of the IC3/PDR algorithm in Rust.☆16Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆61Updated this week
- ☆14Updated 3 years ago
- ☆12Updated last year
- EPFL logic synthesis benchmarks☆166Updated 2 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆15Updated last month
- Recent papers related to hardware formal verification.☆60Updated last year
- GPU-based logic synthesis tool☆68Updated 4 months ago
- Pono: A flexible and extensible SMT-based model checker☆82Updated 3 weeks ago
- Problems and Results of IWLS 2022 Programming Contest☆16Updated 2 years ago
- C++ logic network library☆211Updated last month
- IDEA project source files☆98Updated last week
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- Showcase examples for EPFL logic synthesis libraries☆184Updated 7 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆36Updated last month
- A Formal Verification Framework for Chisel☆17Updated 7 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆13Updated 5 years ago
- An advanced header-only exact synthesis library☆23Updated last year
- C++ parsing library for simple formats used in logic synthesis and formal verification☆35Updated 4 months ago
- ☆21Updated 4 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆17Updated last year
- ☆12Updated last year