arminbiere / aigerLinks
AIGER And-Inverter-Graph Library
☆88Updated 2 months ago
Alternatives and similar repositories for aiger
Users that are interested in aiger are comparing it to the libraries listed below
Sorting:
- Reads a state transition system and performs property checking☆87Updated 3 weeks ago
- Research paper based on or related to ABC.☆52Updated 2 months ago
- Hardware Formal Verification Tool☆67Updated 3 weeks ago
- A high-efficiency hybrid solving CEC algorithm☆13Updated 2 years ago
- An advanced circuit-based sat solver☆29Updated 7 months ago
- A generic parser and tool package for the BTOR2 format.☆42Updated 2 weeks ago
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- A logic synthesis tool☆81Updated 3 weeks ago
- ☆12Updated 2 years ago
- C++ logic network library☆254Updated this week
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 11 months ago
- Showcase examples for EPFL logic synthesis libraries☆197Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆83Updated this week
- ☆17Updated 4 years ago
- Pono: A flexible and extensible SMT-based model checker☆110Updated this week
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 5 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆15Updated 3 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- EPFL logic synthesis benchmarks☆213Updated this week
- Recent papers related to hardware formal verification.☆73Updated 2 years ago
- A Formal Verification Framework for Chisel☆18Updated last year
- Logic optimization and technology mapping tool.☆19Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- ☆23Updated 3 weeks ago
- An advanced header-only exact synthesis library☆28Updated 2 years ago
- Equivalence checking with Yosys☆46Updated last week
- Random Generator of Btor2 Files☆10Updated 2 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆16Updated 6 years ago