arminbiere / aigerLinks
AIGER And-Inverter-Graph Library
☆94Updated this week
Alternatives and similar repositories for aiger
Users that are interested in aiger are comparing it to the libraries listed below
Sorting:
- Research paper based on or related to ABC.☆65Updated 2 months ago
- Reads a state transition system and performs property checking☆89Updated 4 months ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- A logic synthesis tool☆84Updated 4 months ago
- ☆19Updated 5 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 9 months ago
- Hardware Formal Verification Tool☆83Updated this week
- EPFL logic synthesis benchmarks☆224Updated last month
- A generic parser and tool package for the BTOR2 format.☆45Updated 3 months ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- C++ logic network library☆273Updated 3 months ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆11Updated 2 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 2 weeks ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- ☆12Updated 2 years ago
- Showcase examples for EPFL logic synthesis libraries☆201Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 9 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆101Updated this week
- An advanced circuit-based sat solver☆36Updated 10 months ago
- ☆27Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- GPU-based logic synthesis tool☆97Updated last month
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated 2 weeks ago
- Recent papers related to hardware formal verification.☆75Updated 2 years ago
- ☆44Updated last year
- Pono: A flexible and extensible SMT-based model checker☆117Updated this week
- A Formal Verification Framework for Chisel☆18Updated last year