lsils / mockturtleLinks
C++ logic network library
☆257Updated 3 weeks ago
Alternatives and similar repositories for mockturtle
Users that are interested in mockturtle are comparing it to the libraries listed below
Sorting:
- Showcase examples for EPFL logic synthesis libraries☆198Updated last year
- EPFL logic synthesis benchmarks☆214Updated 3 weeks ago
- IDEA project source files☆108Updated last week
- A logic synthesis tool☆82Updated last month
- GPU-based logic synthesis tool☆92Updated 2 months ago
- Research paper based on or related to ABC.☆53Updated 3 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 3 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆63Updated last month
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆226Updated last week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- UCSD Detailed Router☆91Updated 4 years ago
- AIGER And-Inverter-Graph Library☆88Updated 2 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆183Updated 5 months ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆158Updated 6 months ago
- A circuit toolkit☆105Updated 5 years ago
- C++ header-only exact synthesis library☆18Updated 2 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- EDA physical synthesis optimization kit☆62Updated last year
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- ☆106Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- high-performance RTL simulator☆180Updated last year