lsils / mockturtle
C++ logic network library
☆229Updated this week
Alternatives and similar repositories for mockturtle:
Users that are interested in mockturtle are comparing it to the libraries listed below
- Showcase examples for EPFL logic synthesis libraries☆194Updated last year
- EPFL logic synthesis benchmarks☆187Updated 8 months ago
- IDEA project source files☆106Updated 5 months ago
- A logic synthesis tool☆73Updated 3 weeks ago
- A circuit toolkit☆101Updated 5 years ago
- AIGER And-Inverter-Graph Library☆74Updated 3 weeks ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆222Updated this week
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last week
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆157Updated 4 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆102Updated last year
- GPU-based logic synthesis tool☆81Updated 9 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆45Updated 3 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆140Updated last week
- UCSD Detailed Router☆85Updated 4 years ago
- Research paper based on or related to ABC.☆36Updated this week
- ☆67Updated this week
- RePlAce global placement tool☆232Updated 4 years ago
- VLSI EDA Global Router☆72Updated 7 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆55Updated this week
- C++ header-only exact synthesis library☆17Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆125Updated 6 months ago
- Database and Tool Framework for EDA☆112Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆133Updated 2 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated 10 months ago
- ☆105Updated 5 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆57Updated 11 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆26Updated 5 years ago