C++ logic network library
☆298Jun 30, 2026Updated 3 weeks ago
Alternatives and similar repositories for mockturtle
Users that are interested in mockturtle are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Showcase examples for EPFL logic synthesis libraries☆208Apr 5, 2024Updated 2 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆42Jun 28, 2024Updated 2 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,202Jul 2, 2026Updated 2 weeks ago
- An advanced header-only exact synthesis library☆32Nov 24, 2022Updated 3 years ago
- EPFL logic synthesis benchmarks☆259May 6, 2026Updated 2 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- C++ header-only exact synthesis library☆19Jan 18, 2023Updated 3 years ago
- C++ header-only reasoning library☆19Jul 11, 2024Updated 2 years ago
- IDEA project source files☆115Apr 15, 2026Updated 3 months ago
- A logic synthesis tool☆90Apr 20, 2026Updated 3 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆45Apr 10, 2026Updated 3 months ago
- C++ truth table library☆67Jul 30, 2025Updated 11 months ago
- Problems and Results of IWLS 2022 Programming Contest☆24Apr 12, 2025Updated last year
- Research paper based on or related to ABC.☆72Jun 11, 2026Updated last month
- A circuit toolkit☆108Feb 23, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- GPU-based logic synthesis tool☆107Mar 31, 2026Updated 3 months ago
- ☆30Nov 10, 2020Updated 5 years ago
- AIGER And-Inverter-Graph Library☆105Feb 17, 2026Updated 5 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆44Jul 17, 2024Updated 2 years ago
- Optimization results for superconducting electronic (SCE) circuits☆19Dec 5, 2023Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- C++ command shell library☆55Sep 30, 2024Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆120May 18, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆151Jul 23, 2025Updated 11 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- A Python library for working with logic networks, synthesis, and optimization.☆88Updated this week
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- OpenSTA engine☆595Jul 9, 2026Updated last week
- ☆36Dec 2, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Dec 31, 2022Updated 3 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆707Dec 26, 2025Updated 6 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆197May 19, 2025Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,250Updated this week
- An open-source design automation framework for Field-coupled Nanotechnologies☆92Updated this week