lsils / mockturtleLinks
C++ logic network library
☆272Updated 3 months ago
Alternatives and similar repositories for mockturtle
Users that are interested in mockturtle are comparing it to the libraries listed below
Sorting:
- Showcase examples for EPFL logic synthesis libraries☆201Updated last year
- EPFL logic synthesis benchmarks☆224Updated last month
- IDEA project source files☆111Updated 2 months ago
- A logic synthesis tool☆84Updated 4 months ago
- Research paper based on or related to ABC.☆64Updated last month
- GPU-based logic synthesis tool☆97Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- Rsyn – An Extensible Physical Synthesis Framework☆136Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆230Updated this week
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated 2 weeks ago
- AIGER And-Inverter-Graph Library☆94Updated 5 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆167Updated 8 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆60Updated 11 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- A circuit toolkit☆106Updated 5 years ago
- Problems and Results of IWLS 2022 Programming Contest☆20Updated 8 months ago
- An advanced header-only exact synthesis library☆30Updated 3 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆38Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 7 months ago
- ☆108Updated 6 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 9 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- UCSD Detailed Router☆94Updated 5 years ago
- RePlAce global placement tool☆246Updated 5 years ago
- high-performance RTL simulator☆184Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- ☆41Updated 3 years ago