lsils / mockturtleLinks
C++ logic network library
☆233Updated last month
Alternatives and similar repositories for mockturtle
Users that are interested in mockturtle are comparing it to the libraries listed below
Sorting:
- Showcase examples for EPFL logic synthesis libraries☆194Updated last year
- IDEA project source files☆106Updated 7 months ago
- EPFL logic synthesis benchmarks☆199Updated last month
- A logic synthesis tool☆74Updated this week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆28Updated last month
- Research paper based on or related to ABC.☆44Updated 2 weeks ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆148Updated 2 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 11 months ago
- AIGER And-Inverter-Graph Library☆79Updated 3 weeks ago
- GPU-based logic synthesis tool☆81Updated 11 months ago
- UCSD Detailed Router☆88Updated 4 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆223Updated this week
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆170Updated last month
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆49Updated 5 months ago
- ☆105Updated 5 years ago
- A circuit toolkit☆102Updated 5 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆127Updated this week
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated 11 months ago
- An advanced header-only exact synthesis library☆26Updated 2 years ago
- Problems and Results of IWLS 2022 Programming Contest☆19Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- ☆38Updated 2 years ago
- OpenSTA engine☆480Updated this week
- RePlAce global placement tool☆234Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 8 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago