lnis-uofu / LSOracle

Related projects: ⓘ

• cuhk-eda / ripple-fpga
  RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
  ☆87Updated 4 years ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆79Updated 3 years ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆159Updated 3 weeks ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆45Updated last year
• nbulsi / also
  A logic synthesis tool
  ☆64Updated last year
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆53Updated 3 months ago
• PrincetonUniversity / OPDB
  OpenPiton Design Benchmark
  ☆21Updated last year
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆96Updated 6 months ago
• pkuzjx / eda-collection
  ☆95Updated 4 years ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆79Updated 2 years ago
• lsils / mockturtle
  C++ logic network library
  ☆204Updated this week
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆120Updated last month
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 4 years ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆50Updated 4 years ago
• parallaxsw / OpenSTA
  ☆35Updated last week
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆48Updated 4 years ago
• The-OpenROAD-Project / yosys
  Logic synthesis and ABC based optimization
  ☆44Updated this week
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆72Updated this week
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆140Updated 11 months ago
• YuanTingHsieh / ITDP
  Incremental Timing-Driven Placement, problem C of ICCAD contest 2015
  ☆13Updated 6 years ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆29Updated 2 years ago
• The-OpenROAD-Project / asap7
  ☆76Updated 2 months ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆49Updated 10 months ago
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest
  ☆29Updated 11 months ago
• ABKGroup / PROBE3.0
  ☆34Updated 5 months ago
• The-OpenROAD-Project / OpenROAD-flow
  ☆66Updated this week
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆45Updated 2 months ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆27Updated 3 weeks ago
• IntelLabs / FloorSet
  ☆46Updated last month
• tsung-wei-huang / ece5960-physical-design
  ☆33Updated last year