lnis-uofu / LSOracleLinks
IDEA project source files
☆106Updated 7 months ago
Alternatives and similar repositories for LSOracle
Users that are interested in LSOracle are comparing it to the libraries listed below
Sorting:
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- ☆71Updated this week
- EPFL logic synthesis benchmarks☆199Updated last month
- OpenPiton Design Benchmark☆25Updated 2 years ago
- A logic synthesis tool☆74Updated this week
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆148Updated 2 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 11 months ago
- C++ logic network library☆233Updated last month
- EDA physical synthesis optimization kit☆58Updated last year
- UCSD Detailed Router☆88Updated 4 years ago
- A Standalone Structural Verilog Parser☆92Updated 3 years ago
- DATC RDF☆50Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆170Updated last month
- GPU-based logic synthesis tool☆81Updated 11 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆49Updated 5 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- ☆105Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- DATC Robust Design Flow.☆37Updated 5 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆28Updated last month
- Showcase examples for EPFL logic synthesis libraries☆194Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- ☆169Updated 3 months ago
- VLSI EDA Global Router☆73Updated 7 years ago
- Logic synthesis and ABC based optimization☆49Updated 2 weeks ago
- Delay Calculation ToolKit☆31Updated 2 years ago