lnis-uofu / LSOracle
IDEA project source files
☆102Updated 3 months ago
Alternatives and similar repositories for LSOracle:
Users that are interested in LSOracle are comparing it to the libraries listed below
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 11 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆89Updated 5 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆56Updated 8 months ago
- ☆102Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆150Updated last month
- ☆37Updated 10 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆135Updated this week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated last month
- EPFL logic synthesis benchmarks☆174Updated 5 months ago
- A logic synthesis tool☆72Updated 2 years ago
- UCSD Detailed Router☆84Updated 4 years ago
- C++ logic network library☆221Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆41Updated 3 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated last month
- Rsyn – An Extensible Physical Synthesis Framework☆123Updated 7 months ago
- OpenPiton Design Benchmark☆24Updated last year
- Database and Tool Framework for EDA☆110Updated 4 years ago
- GPU-based logic synthesis tool☆80Updated 7 months ago
- EDA physical synthesis optimization kit☆50Updated last year
- ☆32Updated 5 years ago
- ☆56Updated this week
- Open Source Detailed Placement engine☆36Updated 5 years ago
- Logic synthesis and ABC based optimization☆49Updated last week
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆82Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆25Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- DATC RDF☆49Updated 4 years ago
- ☆124Updated 7 months ago