cure-lab / DeepGate2Links
☆16Updated 2 years ago
Alternatives and similar repositories for DeepGate2
Users that are interested in DeepGate2 are comparing it to the libraries listed below
Sorting:
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆25Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆54Updated 10 months ago
- GNN-RE datasets for circuit recognition☆54Updated 2 years ago
- ☆31Updated last year
- ☆20Updated 3 years ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆69Updated 4 months ago
- ☆27Updated last year
- Simple Python interface for ABC☆25Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆136Updated 3 months ago
- ☆13Updated 2 years ago
- ☆18Updated 4 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 5 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 7 months ago
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆69Updated last week
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆38Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆20Updated 10 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆26Updated 7 months ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 9 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated last year
- Research paper based on or related to ABC.☆59Updated last week
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 11 months ago
- ☆76Updated 5 months ago
- GPU-based logic synthesis tool☆93Updated last week
- ☆31Updated 2 years ago