cure-lab / DeepGate2Links
☆15Updated 2 years ago
Alternatives and similar repositories for DeepGate2
Users that are interested in DeepGate2 are comparing it to the libraries listed below
Sorting:
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- ☆28Updated last year
- ☆17Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- Awesome machine learning for logic synthesis☆26Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆22Updated 3 years ago
- ☆24Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 9 months ago
- ☆11Updated 2 years ago
- Simple Python interface for ABC☆23Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated last month
- ☆22Updated 11 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- Logic optimization and technology mapping tool.☆18Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 5 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 5 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆16Updated 4 years ago
- GNN-RE datasets for circuit recognition☆45Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆54Updated 2 months ago
- Open-source RTL logic simulator with CUDA acceleration☆19Updated last week
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- This is a repo to store circuit design datasets☆17Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆11Updated last year
- ☆11Updated 7 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆19Updated last year