cure-lab / DeepGate2
☆14Updated last year
Alternatives and similar repositories for DeepGate2:
Users that are interested in DeepGate2 are comparing it to the libraries listed below
- ☆14Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- ☆28Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated last month
- ☆25Updated 9 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆21Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆41Updated 5 months ago
- Awesome machine learning for logic synthesis☆25Updated 2 years ago
- GNN-RE datasets for circuit recognition☆41Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆44Updated last year
- Simple Python interface for ABC☆24Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆17Updated 4 months ago
- ☆15Updated 4 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆47Updated 8 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆23Updated 3 months ago
- ☆22Updated 7 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated last month
- Research paper based on or related to ABC.☆25Updated this week
- ☆15Updated 6 years ago
- ☆29Updated last year
- ☆10Updated 2 years ago
- This is a repo to store circuit design datasets☆15Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆15Updated 8 months ago
- ☆12Updated last year
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆15Updated 2 months ago
- This is a python repo for flattening Verilog☆15Updated last month
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆27Updated 7 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆21Updated 7 months ago