shaowei-cai-group / X-SATLinks
An advanced circuit-based sat solver
☆36Updated 10 months ago
Alternatives and similar repositories for X-SAT
Users that are interested in X-SAT are comparing it to the libraries listed below
Sorting:
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- AIGER And-Inverter-Graph Library☆94Updated 4 months ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- Hardware Formal Verification Tool☆76Updated this week
- Research paper based on or related to ABC.☆64Updated last month
- Recent papers related to hardware formal verification.☆75Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 8 months ago
- ☆32Updated 3 weeks ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated last week
- A Simple CDCL Solver☆36Updated 2 years ago
- ☆18Updated 5 years ago
- A logic synthesis tool☆83Updated 3 months ago
- Using e-graphs for logic synthesis☆30Updated this week
- ☆12Updated 2 years ago
- A generic parser and tool package for the BTOR2 format.☆45Updated 3 months ago
- ☆23Updated 11 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 8 months ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Updated 3 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- Reads a state transition system and performs property checking☆89Updated 3 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆25Updated 6 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆11Updated last month
- ☆17Updated 4 months ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Updated 7 years ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- GPU-based logic synthesis tool☆97Updated last month
- BTOR2 MLIR project☆26Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago