shaowei-cai-group / X-SATLinks
An advanced circuit-based sat solver
☆35Updated 8 months ago
Alternatives and similar repositories for X-SAT
Users that are interested in X-SAT are comparing it to the libraries listed below
Sorting:
- AIGER And-Inverter-Graph Library☆88Updated 2 months ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- A Simple CDCL Solver☆33Updated 2 years ago
- Research paper based on or related to ABC.☆55Updated 3 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- Hardware Formal Verification Tool☆69Updated this week
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 years ago
- ☆19Updated 8 months ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- ☆18Updated 4 years ago
- A generic parser and tool package for the BTOR2 format.☆43Updated last month
- Recent papers related to hardware formal verification.☆73Updated 2 years ago
- ☆12Updated 2 years ago
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- ☆41Updated last year
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆21Updated 5 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆15Updated 3 years ago
- A logic synthesis tool☆82Updated last month
- Reads a state transition system and performs property checking☆88Updated last month
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated last year
- ☆24Updated 3 weeks ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆34Updated 5 months ago
- BTOR2 MLIR project☆26Updated last year
- ☆19Updated last year
- A Formal Verification Framework for Chisel☆18Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆22Updated 4 months ago