An advanced circuit-based sat solver
☆37Feb 24, 2025Updated last year
Alternatives and similar repositories for X-SAT
Users that are interested in X-SAT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- AIGER And-Inverter-Graph Library☆101Feb 17, 2026Updated 2 months ago
- A Simple CDCL Solver☆35Mar 8, 2023Updated 3 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- ☆26Feb 19, 2026Updated 2 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A logic synthesis tool☆88Apr 20, 2026Updated 2 weeks ago
- ☆13Dec 31, 2024Updated last year
- A copy of the latest version of MVSIS☆13Apr 18, 2021Updated 5 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆29Jun 23, 2025Updated 10 months ago
- LLM-Assisted Hardware Formal Verification Tool☆103Updated this week
- Using GNN and DQN to find a baetter branching heuristic for a CDCL Solver☆54Oct 20, 2020Updated 5 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- A framework for building hardware verification platform using software method☆36Apr 19, 2026Updated 2 weeks ago
- ☆33Dec 2, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆28Apr 9, 2025Updated last year
- EPFL logic synthesis benchmarks☆245Mar 3, 2026Updated 2 months ago
- An advanced header-only exact synthesis library☆31Nov 24, 2022Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆148Jul 23, 2025Updated 9 months ago
- RTLMeter benchmark suite☆31May 1, 2026Updated last week
- LEC - Logic Equivalence Checking - Formal Verification☆39May 2, 2026Updated last week
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Problems and Results of IWLS 2023 Programming Contest☆17Apr 12, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆118May 18, 2023Updated 2 years ago
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆33Feb 8, 2026Updated 3 months ago
- ☆29Jun 25, 2024Updated last year
- ☆25Jan 30, 2025Updated last year
- Fast Symbolic Repair of Hardware Design Code☆36Jan 20, 2025Updated last year
- A fork of Yosys that integrates the CellIFT pass☆13Apr 21, 2026Updated 2 weeks ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆32Sep 19, 2025Updated 7 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The source code to the Voss II Hardware Verification Suite☆57May 1, 2026Updated last week
- SATZilla SAT feature extraction tool☆13Mar 23, 2026Updated last month
- C++ truth table library☆66Jul 30, 2025Updated 9 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- Research paper based on or related to ABC.☆72Jan 19, 2026Updated 3 months ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- The glucose SAT solver☆144Dec 30, 2025Updated 4 months ago