Alternatives and similar repositories for X-SAT

Users that are interested in X-SAT are comparing it to the libraries listed below

• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆41Updated last year
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆97Updated last week
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆85Updated last week
• HybridCEC / Hybrid-CEC
  A high-efficiency hybrid solving CEC algorithm
  ☆14Updated 2 years ago
• shaowei-cai-group / EasySAT
  A Simple CDCL Solver
  ☆36Updated 2 years ago
• SPbSAT / cirbo
  ☆32Updated last month
• hkust-zhiyao / RTL-Timer
  Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
  ☆38Updated 7 months ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆26Updated 3 weeks ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆22Updated 9 months ago
• amahzoon / genmul
  ☆19Updated 5 years ago
• achieve-lab / assertion_data_for_LLM
  ☆23Updated 11 months ago
• nbulsi / also
  A logic synthesis tool
  ☆84Updated 4 months ago
• cornell-zhang / eqmap
  Using e-graphs for logic synthesis
  ☆30Updated this week
• hkustgz-zhang-lab / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆69Updated this week
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆35Updated 9 months ago
• fangwenji / tacas23-wasim
  ☆13Updated 3 years ago
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆17Updated 3 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆45Updated 4 months ago
• hkustgz-zhang-lab / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆75Updated 2 years ago
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆13Updated 2 months ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated 2 years ago
• OSCC-Project / iMap
  Logic optimization and technology mapping tool.
  ☆20Updated 2 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated 2 years ago
• iscas-tis / CHA
  ☆19Updated last year
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆89Updated 4 months ago
• ckchengucsd / SMTCellUCSD
  Cell Layout Generation for DTCO/STCO Exploration Toolkit
  ☆21Updated 7 months ago
• SJTU-ECTL / ALSRAC
  ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
  ☆21Updated last year
• yaoxufeng / RTLRewriter-Bench
  ☆44Updated last year