shaowei-cai-group / X-SAT
An advanced circuit-based sat solver
☆17Updated last month
Alternatives and similar repositories for X-SAT:
Users that are interested in X-SAT are comparing it to the libraries listed below
- Hardware Model Checker☆40Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆28Updated 8 months ago
- Recent papers related to hardware formal verification.☆68Updated last year
- AIGER And-Inverter-Graph Library☆69Updated 2 weeks ago
- ☆16Updated 4 years ago
- A generic parser and tool package for the BTOR2 format.☆40Updated 3 months ago
- Logic optimization and technology mapping tool.☆18Updated last year
- ☆17Updated 8 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆24Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆27Updated last month
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 3 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆22Updated 8 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 6 months ago
- ☆40Updated 2 months ago
- This is a python repo for flattening Verilog☆16Updated 2 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 7 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆17Updated 6 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆13Updated 2 weeks ago
- Collection for submission (Hardware Model Checking Benchmark)☆9Updated 5 months ago
- ☆28Updated 10 months ago
- BTOR2 MLIR project☆25Updated last year
- Formal verification tools for Chisel and RISC-V☆14Updated 8 months ago
- EDA wiki☆51Updated 2 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆11Updated 4 months ago
- ☆12Updated 2 years ago
- GPU-based logic synthesis tool☆81Updated 8 months ago
- This is a repo to store circuit design datasets☆15Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 2 months ago
- ☆15Updated 2 years ago
- ☆13Updated last week