Alternatives and similar repositories for X-SAT

Users that are interested in X-SAT are comparing it to the libraries listed below

• HybridCEC / Hybrid-CEC
  A high-efficiency hybrid solving CEC algorithm
  ☆12Updated 2 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆33Updated 11 months ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆79Updated 3 weeks ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆55Updated this week
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆44Updated 2 weeks ago
• amahzoon / genmul
  ☆16Updated 4 years ago
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• gpt4rtl / AutoSVA2
  ☆16Updated last year
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆10Updated 8 months ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated last month
• achieve-lab / assertion_data_for_LLM
  ☆15Updated 4 months ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆22Updated 2 months ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆19Updated 2 months ago
• SJTU-ECTL / ALSRAC
  ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
  ☆19Updated 6 months ago
• Entropy-xcy / sns
  ☆18Updated 2 years ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆25Updated 2 years ago
• yaoxufeng / RTLRewriter-Bench
  ☆31Updated last year
• Gy-Hu / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆70Updated last year
• nbulsi / also
  A logic synthesis tool
  ☆74Updated this week
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• OSCC-Project / iMap
  Logic optimization and technology mapping tool.
  ☆18Updated last year
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 6 years ago
• SPbSAT / cirbo
  ☆22Updated 2 weeks ago
• iscas-tis / CHA
  ☆19Updated 11 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆45Updated last week
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated last week
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆11Updated last year
• amahzoon / RevSCA-2.0
  ☆10Updated 5 years ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆14Updated 2 years ago