shaowei-cai-group / X-SATView external linksLinks
An advanced circuit-based sat solver
☆36Feb 24, 2025Updated 11 months ago
Alternatives and similar repositories for X-SAT
Users that are interested in X-SAT are comparing it to the libraries listed below
Sorting:
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- AIGER And-Inverter-Graph Library☆97Jan 8, 2026Updated last month
- A Simple CDCL Solver☆35Mar 8, 2023Updated 2 years ago
- A logic synthesis tool☆84Sep 8, 2025Updated 5 months ago
- ☆13Dec 31, 2024Updated last year
- A framework for building hardware verification platform using software method☆32Dec 24, 2025Updated last month
- Hardware Formal Verification Tool☆87Feb 10, 2026Updated last week
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆27Jun 23, 2025Updated 7 months ago
- ☆23Jan 30, 2025Updated last year
- ☆20Jun 11, 2025Updated 8 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Apr 9, 2025Updated 10 months ago
- Using GNN and DQN to find a baetter branching heuristic for a CDCL Solver☆52Oct 20, 2020Updated 5 years ago
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆32Feb 8, 2026Updated last week
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- EPFL logic synthesis benchmarks☆227Nov 18, 2025Updated 2 months ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 6 months ago
- RTLMeter benchmark suite☆29Jan 25, 2026Updated 3 weeks ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 10 months ago
- SATZilla SAT feature extraction tool☆11Jan 15, 2026Updated last month
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆22May 24, 2025Updated 8 months ago
- ☆10Oct 15, 2021Updated 4 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆116May 18, 2023Updated 2 years ago
- C++ logic network library☆277Sep 30, 2025Updated 4 months ago
- ☆31Dec 2, 2023Updated 2 years ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆30Sep 19, 2025Updated 4 months ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- An advanced header-only exact synthesis library☆31Nov 24, 2022Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated this week
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 6 months ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated last year
- ☆17Mar 26, 2025Updated 10 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 5 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week