lirui-shanghaitech / CNN-Accelerator-VLSILinks
Convolutional accelerator kernel, target ASIC & FPGA
☆230Updated 2 years ago
Alternatives and similar repositories for CNN-Accelerator-VLSI
Users that are interested in CNN-Accelerator-VLSI are comparing it to the libraries listed below
Sorting:
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- ☆120Updated 5 years ago
- IC implementation of Systolic Array for TPU☆285Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆114Updated 3 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- IC implementation of TPU☆135Updated 5 years ago
- ☆42Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆45Updated 3 years ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆195Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆202Updated last week
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆154Updated 7 months ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆71Updated 7 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Implementation of CNN using Verilog☆226Updated 8 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆30Updated last year
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago